

Revision 0.1 March 02, 2021

Which Which



Revision History

3	- in	1/0/2	Copp. Copp.		Vija -	Vin Vin	Vila .	Chi	N/3
	Revision	Date	Author	Description					
	0.1	March 02, 2021	AWAXXXX	Initial version					





Contents

		MI	M,	MI	M.	M,	W.	MI	M.	M.
Rev	ision	History	<i>/</i>							i
Con	tents	S								ii
1	Abo	ut This	Document							1
	1.1	Purpo	se and Scope							1
	1.2	Intend	ded Audience							1
	1.3	Symbo	ol Convention	S						1
		1.3.1	Symbol Con	ventions						1
		1.3.2	Table Conte	nt Conventio	ons					1
		1.3.3	Reset Value	Conventions	i					1
1CSL		1.3.4	Register Att	ributes	nly Cat					2
70		1.3.5	Numerical S	ystem	Mes	Mes	M.,	M, s	m,	2
Con										
2	Prod	duct De	escription							4
			iew							
	2.2	Featu	res							4
		2.2.1	CPU Archite	cture	<u> </u>					4
		2.2.2	DSP Archite	cture						4
		2.2.3	Memory Sul	oSystem						4
		2.2.4	Video Engin	e	/					6
2		2.2.5		raphics		.0				
H _{CSI}		2.2.6	Video Outpu	ıt _i nl ^{çəi}	"ILACOT	"ILA _{COL}	"ILA _{SSI}	My Sai		8
		2.2.7	Video Input							9
		2.2.8	System Peri	pherals						10
		2.2.9	Audio Interf	aces						13
		2.2.10	Security Sys	tem						15
		2.2.11	External Per	ipherals						16
		2.2.12	2 LEDC							22
		2.2.13	B Package							23
	2.3	Block	Diagram							23
Con	tents	S								25



systo	em	ntyle ntyles	whycon	WHYEST.	whycor.	Mycan	MyCaff.	nky ^{CS}
		ory Mapping						
3.2	Clock	Controller Unit (CCU)						
	3.2.1	Overview						
	3.2.2	Block Diagram						
	3.2.3	Functional Description						
	3.2.4	Programming Guidelines	5					
	3.2.5	Register List						
	3.2.6	Register Description						
3.3	BROM	1 System						
	3.3.1	Overview		jr.yesi		ik ker	WAGEL	ye.ye
	3.3.2	Functional Description						
3.4	Syster	m Configuration						
	3.4.1	Overview						
	3.4.2	Register List						
	3.4.3							
3.5	RISC-V	/ System						
	3.5.1	Overview	<u> </u>					
	3.5.2	Block Diagram						
	3.5.3	Register List						
	3.5.4	Register Description		26,	2	263,	2	
3.6	Timer	Register Description	MA	Meg	MA	WEST	Med	ikili
	3.6.1	Overview						
	3.6.2	Block Diagram						
	3.6.3	Functional Description						
	3.6.4	Programming Guidelines	5					
	3.6.5	Register List						
	3.6.6	Register Description						
3.7	High S	Speed Timer						
	3.7.1	Overview						
	3.7.2	Block Diagram						



	3.7.3	Functional Description	190
	3.7.4	Programming Guidelines	193
	3.7.5	Programming Guidelines	194
	3.7.6	Register Description	
3.8	Platfor	rm-Level Interrupt Controller (PLIC)	202
	3.8.1	Overview	
	3.8.2	Functional Description	
	3.8.3	Register List	
	3.8.4	Register Description	209
3.9	Direct	Memory Access Controller (DMAC)	213
	3.9.1	Overview	
	3.9.2	Block Diagram	
	3.9.3	Functional Description	214
	3.9.4	Programming Guidelines	
	3.9.5	Register List	
	3.9.6	Register Description	227
3.10		al Sensor Controller (THS)	
		Overview	
	3.10.2	Block Diagram	247
	3.10.3	Functional Description	247
	3.10.4	Programming Guidelines	249
		Register List	
	3.10.6	Register Description	251
3.11	ОММ	Register Description of the second of the se	257
	3.11.1	Overview	257
	3.11.2	Block Diagram	257
	3.11.3	Functional Description	258
	3.11.4	Programming Guidelines	268
	3.11.5	Register List	270
	3.11.6	Register Description	273
3.12	. Messa	ge Box	343
	3.12.1	Overview	343
	3.12.2	Block Diagram	343



		3.12.3	Functional Des	cription						344
183.		3.12.4	Programming (Guidelines						345
11/2		3.12.5	Programming of Register List	MA	MM	^N CM	Mr.	M ²	Meg.	^{yhyo} 346
		3.12.6	Register Descr	iption						347
	3.13	•	ock				1			
			Overview							
			2 Block Diagram							
			B Functional Des							
			Programming (
			Register List							
			Register Descr							
	3.14	4 RTC								362
UACSIL		3.14.1	Overview	W. Acat.		Ne Acati		Ne Medit		362
			2 Block Diagram							
			3 Functional Des							
			Programming (
			Register List							
		3.14.6	Register Descr	iption						370
Fig										
4	Vide	eo and	Graphics		/					384
	4.1	DE								384
WC8L	4.2	DI.S	n _{lyl} or		20	20,	20	20	20	385
	4.3	G2D	M _L ,	hj.,	η,,	M,,	n _{l,} ,	n _{l,} ,	n _{l,} ,	386
	4.4	Video	Decoding							387
		4.4.1	Overview							387
		4.4.2	Block Diagram							388
	4.5	Video	Encoding							389
		4.5.1	Overview							389
		4.5.2	Block Diagram							389
Co	ntents	S								392
Fig	ures									392
Tal	oles									393



5	Vide	eo Outp	out Interfaces	394
Mean	5.1	TCON 5.1.1	CD	394 394
		5.1.2	Block Diagram	395
		5.1.3	Functional Description	395
		5.1.4	Programming Guidelines	
		5.1.5	Register List	414
		5.1.6	Register Description	416
	5.2	TCON	TV	450
		5.2.1	Overview	450
		5.2.2	Functional Description	450
		5.2.3		
UACSU		5.2.4	Register Description with the second	451
	5.3	TV End	coder	
		5.3.1	Overview	
		5.3.2	Block Diagram	
		5.3.3	Functional Description	463
		5.3.4	Programming Guidelines	
		5.3.5	Register List	466
		5.3.6	TVE_TOP Register Description	
		5.3.7	TVE Register Description	472
	5.4		OSI	
west.		5.4.1	Overview while whi	492
	5.5	HDMI		493
		5.5.1	Overview	493
Con	tents			495
Figu	res			496
Tabl	les			497
6	Vide	eo Inpu	t Interfaces	498
	6.1	CSIC		498
		6.1.1	Overview	498
		6.1.2	Block Diagram	498
20		6.1.3	Functional Description	499



		6.1.4	Register List	501
182		6.1.5	CCU Register Description	505
40		6.1.6	CSIC Top Register Description with the series of the serie	506
		6.1.7	Parser Register Description	511
		6.1.8	CSIC DMA Register Description	
	6.2	TV De	coder	
		6.2.1	Overview	
		6.2.2	Block Diagram	
		6.2.3	Functional Description	
		6.2.4	Register List	548
		6.2.5	Register Description	550
Figu	ıres	Mr. McSt.	The transfer that the transfer	
Tabl				
7				
			M Controller (DRAMC)	
	7.2		MC Host Controller (SMHC)	
		7.2.1	Overview	
		7.2.2	Block Diagram	590
		7.2.3	Functional Description	591
		7.2.4	Programming Guidelines	604
		7.2.5	Register List	610
1CSIL		7.2.6	Register Description of white will will will will will will will wil	611
Con	tents	M,		643
Figu	ıres			644
Tabl	les			646
8	Aud	io		647
	8.1	I2S/PC	CM	647
		8.1.1	Overview	647
		8.1.2	Block Diagram	648
		8.1.3	Functional Description	649
		8.1.4	Programming Guidelines	656
		8.1.5	Register List	658



		8.1.6	Register Description	659
Mesic	8.2	DMIC.		707
1700		8.2.1	Overview while white whi	¹⁶⁷⁰ 707
		8.2.2	Block Diagram	
		8.2.3	Functional Description	
		8.2.4	Register List	
	8.3	OWA.		
		8.3.1	Overview	
		8.3.2	Block Diagram	
		8.3.3	Functional Description	727
		8.3.4	Register List	
Near		8.3.5	Register Description Rescription Register Description Register Reg	
	8.4	Audio	Codec	758
		8.4.1	Overview	758
		8.4.2	Block Diagram	
		8.4.3	Functional Description	759
		8.4.4	Programming Guidelines	
		8.4.5	Register List	770
		8.4.6	Register Description	774
Cor	ntents			850
Figu	ıres			854
√ab	les	- Te.		858
9	Inte	rfaces .	What the the the the the the the the the th	860
	9.1	TWI		860
		9.1.1	Overview	860
		9.1.2	Block Diagram	860
		9.1.3	Functional Description	862
		9.1.4	Programming Guidelines	868
		9.1.5	Register List	871
		9.1.6	Register Description	872
	9.2	UART.		887
		9.2.1	Overview	887



	9.2.2	Block Diagram	887
	9.2.3	Programming Guidelines.	888
	9.2.4	Programming Guidelines	894
	9.2.5	Register List	
	9.2.6	Register Description	899
9.3	SPI		928
	9.3.1	Overview	
	9.3.2	Block Diagram	
	9.3.3	Functional Description	
	9.3.4	Programming Guidelines	938
	9.3.5	Register List	941
	9.3.6	Register Description	
9.4	SRI_DI	BI WASH WASH WASH	
	9.4.1	Overview	
	9.4.2	Block Diagram	
	9.4.3	Functional Description	
	9.4.4	Programming Guidelines	
	9.4.5	Register List	
	9.4.6	Register Description	994
9.5	USB2.0	0 DRD	
	9.5.1	Overview	1026
	9.5.2	Block Diagram	1027
	9.5.3	Functional Description	1027
9.6	USB2.0	Functional Description	1029
	9.6.1	Overview	1029
	9.6.2	Block Diagram	1029
	9.6.3	Functional Description	1030
	9.6.4	Register List	1030
	9.6.5	EHCI Register Description	1032
	9.6.6	OHCI Register Description	1049
9.7	GPIO.		1071
	9.7.1	Overview	1071
	9.7.2	Block Diagram	1071



	9.7.3	Functional Description	1072
	9.7.4	Register List	1081
	9.7.5	Register List Register Description Register Description	1083
9.8	GPADO		1191
	9.8.1	Overview	
	9.8.2	Block Diagram	
	9.8.3	Functional Description	
	9.8.4	Programming Guidelines	1193
	9.8.5	Register List	
	9.8.6	Register Description	1196
9.9			
		Overview	
	9.9.2	Functional Description	1205
	9.9.3	Register List	1211
	9.9.4	Register Description	
9.10			
		Overview	
		Block Diagram	
	9.10.3	Functional Description	1221
	9.10.4	Programming Guidelines	1222
	9.10.5	Register List	1224
	9.10.6	Register Description	1224
9.11	PWM .		1229
	9.11.1	Overview	1229
	9.11.2	Block Diagram	1229
	9.11.3	Functional Description	1230
	9.11.4	Programming Guidelines	1240
	9.11.5	Register List	1241
	9.11.6	Register Description	1243
9.12	LEDC		1270
	9.12.1	Overview	1270
	9.12.2	Block Diagram	1270
	9.12.3	Functional Description	1271



1280 1291 1291 1291 1292 1299 1300 1301 1319 1319 1320 1324
1319 1319 1320 1324
1320
1320
1325
1325
1331
1331
1331
1332
1334
1343
1344
1345
1345
1345
1346
1346
1366





	10.1.6 Re	gister Desc	cription						1370
^	10.2 Security ID)							1374
Apr	pendix: Glossary .	My Acat.	MyCS!	Mycon	My Col	My Ser.	My Vol.	MyCol.	^M 1375



103/1,



1 About This Document

Cal

ulty Cat

MYCAR

whycan

NK.

1.1 Purpose and Scope

This document describes the features, logical structures, functions, operating modes, and related registers of each module about D1. For details about the interface timings and related parameters, the pins, pin usages, performance parameters, and package dimension, please refer to the D1_Datasheet.

1.2 Intended Audience

The document is intended for:

- Design and maintenance personnel for electronics
- Programmers in writing code or modifying the Allwinner provided code



1.3.1 Symbol Conventions

The symbols that may be found in this document are defined as follows.

Symbol	Description
⚠ WARNING	Indicates potential risk of injury or death exists if the instructions are not obeyed.
A CAUTION	Indicates potential risk of equipment damage, data loss, performance degradation, or unexpected results exists if the instructions are not obeyed.
NOTE	Provides additional information to emphasize or supplement important points of the main text.

1.3.2 Table Content Conventions

The table content conventions that may be found in this document are defined as follows.

Symbol	Description
/	The cell is blank.

1.3.3 Reset Value Conventions

In the register definition tables:

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



If other column value in a bit or multiple bits row is "/", that this bit or these multiple bits are unused.

If the default value of a bit of multiple bits is "UDF", that the default value is undefined.

1.3.4 Register Attributes

The register attributes that may be found in this document are defined as follows.

Symbol	Description
R	Read Only
R/W	Read/Write
R/WAC	Read/Write-Automatic-Clear, clear the bit automatically when the operation of complete. Writing 0 has no effect
R/WC	Read/Write-Clear
R/W0C	Read/Write 0 to Clear. Writing 1 has no effect
R/W1C	Read/Write 1 to Clear. Writing 0 has no effect
R/W1S	Read/Write 1 to Set. Writing Onas no effect
W	Write Only

1.3.5 Numerical System

The expressions of data capacity, frequency, and data rate are described as follows.

Туре	Symbol	Value
	1 K	1024
Data capacity	1 M	1,048,576
	1 G	1,073,741,824
	1 k	1000
Frequency, data rate	1 M	1,000,000
My My My Son	1G WHO WHO WHO	1,000,000,000 ,,,,,,,,,,,,,,,,,,,,,,,,,

The expressions of addresses and data are described as follows.

Symbol	Example	Description	
0x	0x0200, 0x79	Address or data in hexadecimal	
0b	0b010, 0b00 000 111	Data or sequence in binary (register description is excluded.)	
	00X, XX1	In data expression, X indicates 0 or 1.	
Х		For example, 00X indicates 000 or 001 and XX1 indicates 001,	
		011, 101 or 111.	



			_	
		_	S.	
	. (١,٠	0.	
	7	\sim		
X	1	\		

2

Mesi

year why

Contents

"WACSI"	0
101	3
16/11	10
	1/1,







Prod	uct Description	4
2.1	Overview	4
	Features	
	2.2.1 CPU Architecture	
	2.2.2 DSP Architecture	
	2.2.3 Memory SubSystem	
	2.2.4 Video Engine	
	2.2.5 Video and Graphics	
	2.2.6 Video Output	g
	2.2.8 System Peripherals 1	
	2.2.9 Audio Interfaces	
	2.2.10 Security System	
	2.2.11 External Peripherals	
	2.2.12 LEDC	
	2.2.13 Package	
2 2	Block Diagram	
۷.၁	DIOCK Diagram 2	ر

Mesi

"ILACSIC

Mest

Mesu

Megi

:N/Call

Mest

MyCan

Megi



2 Product Description

ist which which which which which which which which which

2.1 Overview

D1 is an advanced application processor designed for RISC-V Multi-Media decoding platform. It integrates a 64-bit XuanTie C906 RISC-V CPU and a HiFi4 DSP to provide the high-efficient computing power. D1 supports full format decoding such as H.265, H.264, MPEG-1/2/4, JPEG, VC1, and so on. The independent encoder can encode in JPEG or MJPEG. Integrated multi ADCs/DACs and I2S/PCM/DMIC/OWA audio interfaces can work seamlessly with the CPU to accelerate multimedia algorithms and improve the user experience. D1 supports RGB/LVDS/MIPI DSI/HDMI/CVBS OUT display output interfaces to meet the requirements of the different screen display. D1 comes with extensive connectivity and interfaces, such as USB, SDIO, EMAC, TWI, UART, SPI, PWM, GPADC, LRADC, TPADC, IR TX&RX, and so on. Besides, D1 can connect with other different peripherals like WiFi and BT via SDIO and UART.

Which which which which which which which which which

2.2 Features

2.2.1 CPU Architecture

- XuanTie C906 RISC-V CPU
- 32 KB I-cache + 32 KB D-cache

2.2.2 DSP Architecture

- 32 KB L1 I-cache and 32 KB L1 D-cache
- 64 KB I-ram and 64 KB D-ram

2.2.3 Memory SubSystem

2.2.3.1 Boot ROM (BROM)

- On-chip memory
- Supports system boot from the following devices:



- SD card
- eMM©
 - SPI NOR Flash
 - SPI NAND Flash
- Supports mandatory upgrade process through USB and SD card
- Supports GPIO pin and eFuse module to select the boot media type

2.2.3.2 SDRAM

- Supports DDR2/DDR3 SDRAM
- Maximum capacity up to 2 GB
- Supports clock frequency up to 533 MHz for DDR2
- Supports clock frequency up to 800 MHz for DDR3

2.2.3.3 SMHC

- Three SD/MMC host controller (SMHC) interfaces
- The SMHC0 controls the devices that comply with the protocol Secure Digital Memory (SD mem-version 3.0)
- The SMHC1 controls the device that complies with the protocol Secure Digital I/O (SDIO-version 3.0)
- The SMHC2 controls the device that complies with the protocol Multimedia Card (eMMC-version 5.0)
- Maximum performance:
 - SDR mode 150 MHz@1.8 V IO pad
 - DDR mode 100 MHz@1.8 V IO pad
 - DDR mode 50 MHz@3.3 V IO pad
- Supports 1-bit or 4-bit data width
- Supports block size of 1 to 65535 bytes
- Internal 1024-Bytes RX FIFO and 1024-Bytes TX FIFO
- Supports card insertion and removal interrupt
- Supports hardware CRC generation and error detection







Supports descriptor-based internal DMA controller

Video Engine 2.2.4

- Video decoding
 - H.265 MP@L5.0 up to 4K@30fps or 1080p@60fps
 - H.264 BP/MP/HP@L5.0 up to 4K@24fps or 1080p@60fps
 - H.263 BP up to 1080p@60fps
 - MPEG-4 SP/ASP L5 up to 1080p@60fps
 - MPEG-2 MP/HL up to 1080p@60fps
 - MPEG-1 MP/HL up to 1080p@60fps
 - Xvid up to 1080p@60fps

Sorenson Spark up to 1080p@60fps

- WMV9/VC-1 SP/MP/AP up to 1080p@60fps
- MJPEG up to 1080p@30fps
- Video encoding
 - JPEG/MJPEG up to 1080p@60fps
 - Supports input picture scaler up/down

2.2.5 Video and Graphics

2.2.5.1 Display Engine (DE)

- Output size up to 2048 x 2048
- Supports two alpha blending channels for main display and one channel for aux display
- Supports four overlay layers in each channel, and has an independent scaler
- Supports potter-duff compatible blending operation
- Supports LBC buffer decoder
- Supports dither output to TCON
- Supports input format Semi-planar YUV422/YUV420/YUV411 and Planar YUV422/YUV420/YUV411, ARGB8888/XRGB8888/RGB888/ARGB4444/ARGB1555/RGB565/palette
- Supports SmartColor2.0 for excellent display experience





- Adaptive detail/edge enhancement
- Adaptive color enhancement
 - Adaptive contrast enhancement and fresh tone rectify
- Supports write back for aux display

2.2.5.2 De-interlacer (DI)

- Supports YUV420 (Planar/NV12/NV21) and YUV422 (Planar/NV16/NV61) data format
- Support video resolution from 32x32 to 2048x1280 pixel
- Support Inter-field interpolation/motion adaptive de-interlace method
- Performance: module clock 600M for 1080p@60Hz YUV420

2.2.5.3 Graphic 2D (G2D)

- Supports layer size up to 2048 x 2048 pixels
- Supports pre-multiply alpha image data
- Supports color key
- Supports two pipes Porter-Duff alpha blending
- Supports multiple video formats 4:2:0, 4:2:2, 4:1:1 and multiple pixel formats (8/16/24/32 bits graphics layer)
- Supports memory scan order option
- Supports any format convert function
- Supports 1/16× to 32× resize ratio
- Supports 32-phase 8-tap horizontal anti-alias filter and 32-phase 4-tap vertical anti-alias filter
- Supports window clip
- Supports FillRectangle, BitBlit, StretchBlit and MaskBlit
- Supports horizontal and vertical flip, clockwise 0/90/180/270 degree rotate for normal buffer
- Supports horizontal flip, clockwise 0/90/270 degree rotate for LBC buffer



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



2.2.6 Video Output

2.2.6.1 RGB and LVDS LCD

- Supports RGB interface with DE/SYNC mode, up to 1920 x 1080@60fps
- Supports serial RGB/dummy RGB interface, up to 800 x 480@60fps
- Supports LVDS interface with dual link, up to 1920 x 1080@60fps
- Supports LVDS interface with single link, up to 1366 x 768@60fps
- Supports i8080 interface, up to 800 x 480@60fps
- Supports BT656 interface for NTSC and PAL
- RGB888, RGB666 and RGB565 with dither function
- Gamma correction with R/G/B channel independence

u, u,

MIPI DSI

2.2.6.2

- Compliance with MIPI DSI v1.01
- Supports 4-lane MIPI DSI, up to 1280 x 720@60fps and 1920 x 1200@60fps resolution
- Supports non-burst mode with sync pulse/sync event, burst mode and command mode
- Supports pixel format: RGB888, RGB666, RGB666 loosely packed and RGB565
- Supports continuous and non-continuous lane clock modes
- Supports bidirectional communication of all generic commands in LP through data lane 0
- Supports low power data transmission
- Supports ULPS and escape modes
- Hardware checksum capabilities

2.2.6.3 HDMI

- Compatible with HDMI 2.0
- Supports DDC and SCDC
- Integrated CEC hardware engine
- Optional color space converter (CSC): RGB (4:4:4) to/from YCbCr (4:4:4 or 4:2:2)

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.





Video formats:

- All CEA-861-E video formats up to 1080p at 60 Hz and 720p/1080i at 120 Hz

- I CEA-801-E video formats up to 1080h at 60 Hz and (20h) 1080i at 120 Hz
- Optional HDMI 1.4b video formats
 - ➤ All CEA-861-E video formats up to 1080p at 120 Hz
 - ➤ HDMI 1.4b 4K x 2K video formats
 - ➤ HDMI 1.4b 3D video modes with up to 340 MHz (TMDS clock)
- Optional HDMI 2.0 video formats
 - ➤ All CEA-861-F video formats
 - Dynamic Range and Mastering InfoFrame (DRM, packet header 0x87)
- Audio formats:
 - Uncompressed audio formats: IEC60985 L-PCM audio samples, up to 192 kHz
 - Compressed audio formats: IEC61937 compressed audio, up to 1536 kHz (for HDMI 2.0b)/768 kHz (for HDMI 1.4b)

2.2.6.4 CVBS OUT

- 1-channel CVBS output
- Supports NTSC and PAL format
- Plug status auto detecting
- 10 bits DAC output

2.2.7 Video Input

2.2.7.1 Parallel CSI

- Supports 8-bit digital camera interface (RAW8/YUV422/YUV420)
- Supports BT656, BT601 interface (YUV422)
- Supports ITU-R BT.656 time-multiplexed format up to 2*1080p@30fps in DDR sample mode



- Maximum pixel clock of 148.5 MHz
- Supports de-interlacing for interlace video input
- Supports conversion from YUV422 to YUV420, YUV422 to YUV400, YUV420 to YUV400
- Supports horizontal and vertical flip

2.2.7.2 CVBS IN

- 2-channel CVBS input and 1-channel CVBS decoder
- Supports NTSC and PAL format
- Supports YUV422/YUV420 format
- With 1 channel 3D comb filter
- Detection for signal locked and 625 lines
- Programmable brightness, contrast, and saturation
- 10-bit video ADCs


2.2.8 System Peripherals

2.2.8.1 Timer

- The timer module implements the timing and counting functions, which includes timer0, timer1, watchdog, and audio video synchronization (AVS)
- The timer0/timer1 is a 32-bit down counter. The timer0 and timer1 are completely consistent
- The watchdog is used to transmit a reset signal to reset the entire system when an exception occurs in the system
- The AVS is used to synchronize the audio and video. The AVS sub-block includes AVS0 and AVS1, which
 are completely consistent

2.2.8.2 High Speed Timer (HSTimer)

- The HSTimer module consists of HSTimer0 and HSTimer1. HSTimer0 and HSTimer1 are down counters that
 implement timing and counting functions. They are completely consistent.
- Configurable 56-bit down timer











- Supports 5 prescale factors
- The clock source is synchronized with AHBO clocks much more accurate than other timers
- Supports 2 working modes: periodic mode and single counting mode
- Generates an interrupt when the count is decreased to 0

2.2.8.3 Platform-Level Interrupt Controller (PLIC)

- Sampling, priority arbitration and distribution for external interrupt sources
- The interrupt can be configured as machine mode and super user mode
- Up to 256 interrupt source sampling, supporting level interrupt and pulse interrupt
- 32 levels of interrupt priority
- Maintains independently the interrupt enable for each interrupt mode (machine/super user)
- Maintains independently the interrupt threshold for each interrupt mode (machine/super user)
- Configurable access permission for PLIC registers

2.2.8.4 DMAC

- Up to 16-ch DMA
- Provides 32 peripheral DMA requests for data reading and 32 peripheral DMA requests for data writing
- Flexible data width of 8/16/32/64-bit
- Programmable DMA burst length
- Supports linear and IO address modes
- Supports data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory, peripheral-to-peripheral
- Supports transfer with linked list
- DRQ response includes waiting mode and handshake mode
- DMA channel supports pause function
- Memory devices support non-aligned transform









· Acsi



2.2.8.5 Clock Controller Unit (CCU)

- One on-chip RC oscillator
- Supports one external 24 MHz DCXO and one external 32.768 kHz oscillator
- Supports clock configuration and clock generation for corresponding modules
- Supports software-controlled clock gating and software-controlled reset for corresponding modules

2.2.8.6 Thermal Sensor Controller (THS)

- One thermal sensor located in CPU
- Temperature accuracy: ±3°C from 0°C to +100°C, ±5°C from -25°C to +125°C
- Averaging filter for thermal sensor reading
- Supports over-temperature protection interrupt and over-temperature alarm interrupt

2.2.8.7 **LDO Power**

- Integrated 2 LDOs (LDOA, LDOB)
- LDOA: 1.8 V power output, LDOB: 1.35 V/1.5 V/1.8 V power output
- LDOA for IO and analog module, LDOB for SDRAM
- Input voltage is 2.4 V to 3.6 V

2.2.8.8 RTC

- Implements time counter and timing wakeup
- Provides a 16-bit counter for counting day, 5-bit counter for counting hour, 6-bit counter for counting minute, 6-bit counter for counting second
- External connect a 32.768 kHz low-frequency oscillator for count clock
- Timer frequency is 1 kHz
- Configurable initial value by software anytime
- Supports timing alarm, and generates interrupt and wakeup the external devices



• 8 general purpose registers for storing power-off information

ACAL MCAL

Hear Myea

WHY CAL

whycan

MYCar

WHYCOL

Whitest

MYCan

with Ves

2.2.8.9 Reset

- Integrated internal reset
- Reset D1 or other IC

2.2.9 Audio Interfaces

2.2.9.1 Audio Codec

- Two audio digital-to-analog (DAC) channels
 - Supports 16-bit and 20-bit sample resolution
 - 8 kHz to 192 kHz DAC sample rate
 - 100 ± 2 dB SNR@A-weight, -85 ± 3 dB THD+N
- Two audio outputs:
 - One stereo headphone output: HPOUTL/R
 - One stereo differential lineout output: LINEOUTLP/N and LINEOUTRP/N
- Three audio analog-to-digital (ADC) channels
 - Supports 16-bit and 20-bit sample resolution
 - 8 kHz to 48 kHz ADC sample rate
 - 95 ± 3dB SNR@A-weight, -80 ± 3dB THD+N
- Five audio inputs:
 - Three differential microphone inputs: MICIN1P/1N, MICIN2P/2N, MICIN3P/3N
 - One stereo LINEIN input: LINEINL/R
 - One stereo FMIN input: FMINL/R
- Stereo headphone driver
 - 95 ± 3 dB SNR@A-weight
 - Output Level 0.55 Vrms@10 k Ω /THD+N -77 \pm 3 dB, 0.37 Vrms@16 Ω /THD+N -40 dB
- Supports Dynamic Range Controller adjusting the DAC playback and ADC recording
- One 128x20-bits FIFO for DAC data transmit, one 128x20-bits FIFO for ADC data receive
- Programmable FIFO thresholds

MYCS

-8

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



• Supports interrupts and DMA

Mycan

nycan .

i nici

MYCS

Acar Mr

in in

EC NG

2.2.9.2 I2S/PCM

- Three I2S/PCM external interfaces (I2SO, I2S1, I2S2) for connecting external power amplifier and MIC ADC
- Compliant with standard Philips Inter-IC sound (I2S) bus specification
 - Left-justified, Right-justified, PCM mode, and Time Division Multiplexing (TDM) format
 - Programmable PCM frame width: 1 BCLK width (short frame) and 2 BCLKs width (long frame)
- Transmit and Receive data FIFOs
 - Programmable FIFO thresholds
 - 128 depth x 32-bit width TXFIFO and 64 depth x 32-bit width RXFIFO

Supports multiple function clock





MACER

- Clock up to 24.576 MHz Data Output of I2S/PCM in Master mode (Only if the IO PAD and Peripheral I2S/PCM satisfy Timing Parameters)
- Clock up to 12.288 MHz Data Input of I2S/PCM in Master mode
- Supports TX/RX DMA slave interface
- Supports multiple application scenarios
 - Up to 16 channels (fs = 48 kHz) which has adjustable width from 8-bit to 32-bit
 - Sample rate from 8 kHz to 384 kHz (CHAN = 2)
 - 8-bit u-law and 8-bit A-law companded sample
- Supports master/slave mode

Mean











2.2.9.3 DMIC

- Supports maximum 8 digital PDM microphones
- Supports sample rate from 8 kHz to 48 kHz

2.2.9.4 One Wire Audio (OWA)

- One OWA TX and one OWA RX
- Compliance with S/PDIF interface



- IEC-60958 and IEC-61937 transmitter and receiver functionality
 - IEC-60958 supports 16-bit, 20-bit, and 24-bit data formats
 - IEC-61937 uses the IEC-60958 series for the conveying of non-linear PCM bit streams, each sub-frame transmits 16-bit
- **TXFIFO and RXFIFO**
 - One 128×24bits TXFIFO and one 64×24bits RXFIFO for audio data transfer
 - Programmable FIFO thresholds
- Supports TX/RX DMA slave interface
- Supports multiple function clock
 - Separate clock for OWA TX and OWA RX
 - The clock of TX function includes 24.576 MHz and 22.579 MHz frequency
- The clock of RX function includes 24.576*8MHz frequency
- Supports hardware parity on TX/RX
 - Hardware parity checking on the receiver
 - Hardware parity generation on the transmitter
- Supports channel status capture on the receiver
- Supports channel sample rate capture on the receiver
- Supports insertion detection for the receiver
- Supports channel status insertion for the transmitter
- Supports interrupts and DMA

2.2.10 Security System

2.2.10.1 Crypto Engine (CE)

- Supports Symmetrical algorithm for encryption and decryption: AES, DES, TDES
 - Supports ECB, CBC, CTS, CTR, CFB, OFB mode for AES
 - Supports 128/192/256-bit key for AES
 - Supports ECB, CBC, CTR mode for DES/TDES
- Supports Hash algorithm for tamper proofing: MD5, SHA, HMAC
 - Supports SHA1, SHA224, SHA256, SHA384, SHA512 for SHA

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.













- Supports HMAC-SHA1, HMAC-SHA256 for HMAC
- Supports multi-package mode for MD5/SHA1/SHA224/SHA256/SHA384/SHA512
- Supports Asymmetrical algorithm for signature verification: RSA
 - RSA supports 512/1024/2048-bit width
- Supports 160-bit hardware PRNG with 175-bit seed
- Supports 256-bit hardware TRNG
- Internal DMA controller for data transfer with memory

2.2.10.2 Security ID (SID)

- Backup eFuse information by using SID_SRAM
- Burning the key to the SID
- Reading the key use status in the SID
- Loading the key to the CE


2.2.11 External Peripherals

2.2.11.1 USB DRD

- One USB 2.0 DRD (USB0), with integrated USB 2.0 analog PHY
- Complies with USB2.0 Specification
- Supports USB Host function
 - Compatible with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0
 - Compatible with Open Host Controller Interface (OHCI) Specification, Version 1.0a
 - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s), and Low-Speed (LS, 1.5 Mbit/s)
 - Supports only 1 USB Root port shared between EHCl and OHCl
- Supports USB Device function
 - Supports High-Speed (HS, 480 Mbit/s) and Full-Speed (FS, 12 Mbit/s)
 - Supports bi-directional endpoint0 (EP0) for Control transfer









- Up to 10 user-configurable endpoints (EP1+, EP1-, EP2+, EP2-, EP3+, EP3-, EP4+, EP4-, EP5+, EP5-) for
 Bulk transfer, Isochronous transfer and Interrupt transfer
- Up to (8 KB + 64 Bytes) FIFO for all EPs (including EPO)
 - Supports interface to an external Normal DMA controller for every EP
- Supports an internal DMA controller for data transfer with memory
- Supports High-Bandwidth Isochronous & Interrupt transfers
- Automated splitting/combining of packets for Bulk transfers
- Supports point-to-point and point-to-multipoint transfer in both Host and Peripheral modes
- Includes automatic ping capabilities
- Soft connect/disconnect function
- Performs all transaction scheduling in hardware
- Power optimization and power management capabilities
- Device and host controller share a 8K SRAM and a physical PHY


2.2.11.2 USB HOST

- One USB 2.0 HOST (USB1), with integrated USB 2.0 analog PHY
- Complies with USB2.0 Specification
- Supports USB2.0 Host function
 - Compatible with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0
 - Compatible with Open Host Controller Interface (OHCI) Specification, Version 1.0a
 - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s) and Low-Speed (LS, 1.5 Mbit/s)

 Device
 - Supports only 1 USB Root port shared between EHCI and OHCI
- An internal DMA Controller for data transfer with memory

2.2.11.3 EMAC

- One EMAC interface for connecting external Ethernet PHY
- 10/100/1000 Mbit/s Ethernet port with RGMII and RMII interfaces





- Compliant with IEEE 802.3-2002 standard
- Supports both full-duplex and half-duplex operation
- Provides the management data input/output (MDIO) interface for PHY device configuration and management with configurable clock frequencies
- Programmable frame length to support Standard or Jumbo Ethernet frames with sizes up to 16 KB
- Supports a variety of flexible address filtering modes
- Separate 32-bit status returned for transmission and reception packets
- Optimization for packet-oriented DMA transfers with frame delimiters
 - Supports linked-list descriptor list structure
 - Descriptor architecture, allowing large blocks of data transfer with minimum CPU intervention; each descriptor can transfer up to 4 KB of data
- Comprehensive status reporting for normal operation and transfers with errors
- 4 KB TXFIFO for transmission packets and 16 KB RXFIFO for reception packets
- Programmable interrupt options for different operational conditions

2.2.11.4 UART

- Up to 6 UART controllers (UARTO, UART1, UART2, UART3, UART4, UART5)
- UARTO, UART4, UART5: 2-wire; UART1, UART2, UART3: 4-wire
- Compatible with industry-standard 16450/16550 UARTs
- Supports IrDA-compatible slow infrared (SIR) format
- Two separate FIFOs: one is RX FIFO, and the other is TX FIFO
 - Each of them is 64 bytes (For UARTO)
 - Each of them is 256 bytes (For UART1, UART2, UART3, UART4, and UART5)
- The working reference clock is from the APB bus clock
 - Speed up to 4 Mbit/s with 64 MHz APB clock
 - Speed up to 1.5 Mbit/s with 24 MHz APB clock
- 5 to 8 data bits for RS-232 characters, or 9 bits RS-485 format
- 1, 1.5 or 2 stop bits
- Programmable parity (even, odd, or no parity)





MYCSI



:~4c



- Supports TX/RX DMA slave controller interface
- Supports software/hardware flow control
- Supports RX DMA Master interface (Only for UART1)
- Supports auto-flow by using CTS & RTS (Only for UART1/2/3)

2.2.11.5 Two Wire Interface (TWI)

- Up to 4 TWI controllers (TWI0, TWI1, TWI2, TWI3)
- Compliant with I2C bus standard
- Supports standard mode (up to 100 kbit/s) and fast mode (up to 400 kbit/s)
- Supports 7-bit and 10-bit device addressing modes
- Supports master mode or slave mode
- Master mode features:
 - Supports the bus arbitration in the case of multiple master devices
 - Supports clock synchronization and bit and byte waiting
 - Supports packet transmission and DMA
- Slave mode features:
 - Interrupt on address detection
- The TWI controller includes one TWI engine and one TWI driver. And the TWI driver supports packet transmission and DMA mode when TWI works in master mode

2.2.11.6 SPI and SPI DBI

- Up to 2 SPI controllers (SPI0, SPI1)
- The SPIO only supports SPI mode; The SPI1 supports SPI mode and display bus interface (DBI) mode
- SPI mode:
 - Full-duplex synchronous serial interface
 - Master/slave configurable
 - Mode0 to Mode3 are supported for both transmit and receive operations
 - 8-bit wide by 64-entry FIFO for both transmit and receive data



MA

- MYC



- Polarity and phase of the Chip Select (SPI-CS) and SPI Clock (SPI-CLK) are configurable
- Supports 3-wire/4-wire SPI
 - Supports programmable serial data frame length: 1-bit to 32-bit
 - Supports Standard SPI, Dual-Output/Dual-Input SPI, Dual IO SPI, Quad-Output/Quad-Input SPI

DBI mode:

- Supports DBI Type C 3 Line/4 Line Interface Mode
- Supports 2 Data Lane Interface Mode
- Supports RGB111/444/565/666/888 video format
- Maximum resolution of RGB666 240 x 320@30Hz with single data lane
- Maximum resolution of RGB888 240 x 320@60Hz or 320 x 480@30Hz with dual data lane
- Supports Tearing effect
- Supports software flexible control video frame rate

2.2.11.7 CIR Receiver (CIR_RX)

- One CIR_RX interface (IR-RX)
- Full physical layer implementation
- Supports NEC format infra data
- Supports CIR for remote control or wireless keyboard
- 64x8 bits FIFO for data buffer
- Sample clock up to 1 MHz

2.2.11.8 CIR Transmitter (CIR_TX)

- One CIR TX interface (IR-TX)
- Supports arbitrary wave generator
- Configurable carrier frequency
- Supports handshake mode and waiting mode of DMA
- 128 bytes FIFO for data buffer







2.2.11.9 PWM

MYCSI

Supports 8 independent PWM channels (PWM0 to PWM7).

Heat MHeat MHea

- Supports PWM continuous mode output
- Supports PWM pulse mode output, and the pulse number is configurable
- Output frequency range: 0 to 24 MHz or 100 MHz
- Various duty-cycle: 0% to 100%
- Minimum resolution: 1/65536
- Supports 4 complementary pairs output
 - PWM01 pair (PWM0 + PWM1), PWM23 pair (PWM2 + PWM3), PWM45 pair (PWM4 + PWM5), PWM67 pair (PWM6 + PWM7)
 - Supports dead-zone generator, and the dead-zone time is configurable
- Supports 4 group of PWM channel output for controlling stepping motors
 - Supports any plural channels to form a group, and output the same duty-cycle pulse
 - In group mode, the relative phase of the output waveform for each channel is configurable
- Supports 8 channels capture input
 - Supports rising edge detection and falling edge detection for input waveform pulse
 - Supports pulse-width measurement for input waveform pulse

2.2.11.10 General Purpose ADC (GPADC)

- 2-ch Successive approximation register (SAR) analog-to-digital converter (ADC)
- 12-bit sampling resolution and 8-bit precision
- 64 FIFO depth of data register
- Power reference voltage: AVCC, analog input voltage range: 0 to AVCC
- Maximum sampling frequency up to 1 MHz
- Supports three operation modes: single conversion mode, continuous conversion mode, burst conversion mode

whose i

i

U.

-1000 -



2.2.11.11 Touch Panel ADC (TPADC)

- 12 bit SAR type A/D converter
- Configurable sample frequency up to 750 kHz
- One 32x12 FIFO for storing A/D conversion result
- Supports DMA slave interface
- Supports 4-wire resistive touch panel input detection
 - Supports pen down detection with programmable sensitivity
 - Supports single touch coordinate measurement
 - Supports dual touch detection
 - Supports touch pressure measurement with programmable threshold
 - Supports median and averaging filter for noise reduction
 - Supports X and Y coordinate exchange function
- Supports Aux ADC with up to 4 channels

2.2.11.12 Low Rate ADC (LRADC)

- One LRADC input channel
- 6-bit sampling resolution and 5-bit precision
- Sample rate up to 2 kHz
- Supports hold Key and general Key
- Supports normal, continuous and single working mode
- Power supply voltage: AVCC, power reference voltage: 0.75*AVCC, analog input and detected voltage range: 0 to 1.266 V

2.2.11.13 LEDC

- LEDC is used to control the external intelligent control LED lamp
- Configurable LED output high/low level width
- Configurable LED reset time
- LEDC data supports DMA configuration mode and CPU configuration mode









- Maximum 1024 LEDs serial connect
- LED data transfer rate up to 800 kbit/s

in Wasi

MYCar

MYCan

MYCan

2.2.12 Package

• LFBGA 337 balls, 13 mm x 13 mm body size, 0.65 mm ball pitch, 0.35 mm ball size

2.3 Block Diagram

Figure 2-1 shows the system block diagram of the D1.

Figure 2-1 D1 System Block Diagram







Figure 2-2 shows the solution of D1 multi-media decoding platform.





year mes

year why

Contents Index

185	Jan.	
MY Car	Mycan	WAY

3	Syst	:em		31
			ry Mapping	
	3.2		Controller Unit (CCU)	
			Overview	
		3.2.2	Block Diagram	36
		3.2.3	Functional Description	37
		3.2.4	Programming Guidelines	43
		3.2.5	Register List	49
		3.2.6	Register Description	53
Acsir	3.3	BROM	Register Description	^{ycon} 143
		3.3.1	Overview	143
		3.3.2	Functional Description	143
	3.4	System	Configuration	152
		3.4.1	Overview	152
		3.4.2	Register List	152
			Register Description	
	3.5	RISC-V	System	160
			Overview	
		3.5.2	Block Diagram	160
HCSIL			Register List	
~3	3.6			
		3.6.1	Overview	171
		3.6.2	Block Diagram	172
	3.7	High Sp	peed Timer	190
			Overview	
		3.7.2	Block Diagram	190
			Functional Description	
			Programming Guidelines	
			Register List	
		-	-	



		3.7.6	Register Descrip	otion						195
	3.8	Platfor	m-Level Interrup	ot Controller	(PLIC)					202
		3.8.1	Overview	My	NA PANA	^K N _N	M ²	MAG	NA SAN	202
		3.8.2	Functional Desc	ription	•••••					202
			Register List				1			
			Register Descrip							
	3.9		Memory Access							
			Overview							
			Block Diagram .							
		3.9.3	Functional Desc	ription						214
		3.9.4	Programming G	uidelines						223
			Register List							
•		3.9.6	Register Descrip	otion	Me Acal	Me Asy,	My Sall	Me Acati	My Car	227
	3.10		al Sensor Contro							
			Overview							
			Block Diagram .							
			Functional Desc							
		3.10.4	Programming G	uidelines						249
		3.10.5	Register List							251
			Register Descrip		/					
	3.11		U							
			Overview							
		3.11.2	Block Diagram .	265	25	20	20	20	20	257
		3.11.3	Functional Desc	ription	M,,	M,	M,	M,	M,	258
		3.11.4	Programming G	uidelines						268
		3.11.5	Register List							270
		3.11.6	Register Descrip	otion						273
	3.12	2 Messag	ge Box							343
		3.12.1	Overview							343
		3.12.2	Block Diagram .							343
		3.12.3	Functional Desc	ription						344
		3.12.4	Programming G	uidelines						345
		3.12.5	Register List							346





	3.12.6 Register Description	347
Call	3.13 Spinlock	<u>,</u> 353
500	3.13 Spinlock	353
	3.13.2 Block Diagram	353
	3.13.3 Functional Description	353
	3.13.4 Programming Guidelines	355
	3.13.5 Register List	358
	3.13.6 Register Description	358
	3.14 RTC	362
	3.14.1 Overview	362
	3.14.2 Block Diagram	362
	3.14.3 Functional Description	
Call	3.14.4 Programming Guidelines	367
	3.14.5 Register List	369
	2.14.6. Pagistar Description	270

"NA CSU

Mean

:NYC&I

MYCar

MYCSI

Mcgr.

MYCan

MYCSI

MASI



Figures

	10,
Figure 3-1 CCU Block Diagram	36
Figure 3-2 System Bus Tree	37
Figure 3-3 Module Clock Generation	38
Figure 3-4 PLL Distribution	39
Figure 3-5 R_BROM Process	144
Figure 3-6 Boot Process in Normal BROM Mode	147
Figure 3-7 CPU0 Hotplug Process Diagram	148
Figure 3-8 Mandatory Upgrade Process	149
Figure 3-9 USB FEL Process	150
Figure 3-10 RISC-V System Block Diagram	100
Figure 3-11 Timer Block Diagram	4
Figure 3-12 Block Diagram for the Timer	172
Figure 3-13 Block Diagram for the Watchdog	
Figure 3-14 Block Diagram for the AVS	
Figure 3-15 HSTimer Block Diagram	190
Figure 3-16 Typical Application for HSTimer	191
Figure 3-17 HSTimer Initialization Process	193
Figure 3-18 DMAC Block Diagram	213
Figure 3-19 DMAC Typical Application Diagram	215
Figure 3-20 DMA Descriptor	217
Figure 3-21 DMA Chain Transfer	,
Figure 3-22 Workflow of the DMAC Handshake Mode	222
Figure 3-23 DMAC Transfer Process	224
Figure 3-24 THS Block Diagram	247
Figure 3-25 Thermal Sensor Timing Requirement	248
Figure 3-26 Thermal Sensor Controller Interrupt Source	248
Figure 3-27 THS Initial Process	249
Figure 3-28 IOMMU Block Diagram	258
Figure 3-29 Internal Switch Process	262
Figure 3-30 VA-PA Switch Process	263





Figure 3-31 Invalid TLB Address Range	265
Figure 3-32 Level1 Page Table Format	266
Figure 3-32 Level1 Page Table Format. Figure 3-33 Level1 Page Table Format.	267
Figure 3-34 Read/Write Permission Control	267
Figure 3-35 Message Box Block Diagram	343
Figure 3-36 The Communication Process between MSGBOX1 and MSGBOX2	346
Figure 3-37 Spinlock Block Diagram	353
Figure 3-38 Spinlock Typical Application Diagram	354
Figure 3-39 Spinlock State Machine	355
Figure 3-40 CPUX and DSP Taking/Freeing Spinlock0 Process	356
Figure 3-41 RTC Block Diagram	363
Figure 3-42 RTC Application Diagram	364
Figure 3-43-RTC Clock Tree	364
Figure 3-44 RTC Counter	365
Figure 3-45 RTC 1 kHz Counter Step Structure	366

THERE WHICH WHICH WHICH WHICH WHICH WHICH WHICH WHICH WHICH



Tables

Acol, MAcol,	MyCal.	Mycal.	MyCall.	Mycall	Mycall	Mycall	MyCal,	Myest.
Table 3-1 PLL Typic	al Applicatio	n						40
Table 3-2 PLL Featu	ıres							41
Table 3-3 Recommo								
Table 3-4 BOOT_Pr	ocess Setting	g						143
Table 3-5 BOOT_M	ODE Setting.							145
Table 3-6 GPIO Boo	ot Select Con	figuration						145
Table 3-7 Groups o	f eFuse_Boo	t_Select						145
Table 3-8 eFuse Bo	ot Select Set	ting						146
Table 3-9 Fast Boot	t Select Settir	ng						151
Table 3-10 Interrup	ot Sources	1000		282		25		202
Table 3-10 Interrup								
Table 3-12 DMA DF								
Table 3-13 Source/								
Table 3-14 THS Info	ormation in t	he SID						249
Table 3-15 Corresp	ondence Rel	ation betwee	en Master ar	nd Module				258
Table 3-16 Relation	n between A0	CI and Domai	in					268
Table 3-17 RTC Exte	ernal Signals							363
Table 3-18 RTC Cou	ınter Changiı	ng Range						366





3 System

3.1 Memory Mapping

Module	Address (It is for Cluster CPU)	Size		
BROM & SRAM				
N-BROM	0x0000 0000—0x0000 BFFF	48 KB		
SRAM A1	0x0002 00000x0002 7FFF	32 KB		
		64 KB		
DSP0 IRAM	0x0002 80000x0003 7FFF	The local sram is switched to system boot.		
		32 KB		
DSPO DRAMO	0x0003 80000x0003 FFFF	The local sram is switched to system boot.		
		32 KB		
DSP0 DRAM1	0x0004 00000x0004 7FFF	The local sram is switched to system boot.		
DCD0 IDAM (local gram)	0.0040.0000 0.0040.5555	64 KB		
DSP0 IRAM (local sram)	0x0040 00000x0040 FFFF	The local sram is switched to DSP.		
DSP0 DRAM0 (local sram)	0x0042 00000x0042 7FFF	32 KB		
Boy o Bris livie (recail stainty	6X66 12 6666 6X66 12 7111	The local sram is switched to DSP.		
DSP0 DRAM1 (local sram)	0x0044 00000x0044 7FFF	32 KB		
DSP_SYS Related	/	The local sram is switched to DSP.		
DSP_CFG	0x0170 00000x0170 03FF	1.KB		
MDSP WDG MY MY	0x0170 04000x0170 07FF	1 KB WHO WHO WAS		
DSP_INTC	0x0170 08000x0170 0BFF	1 KB		
DSP_MSGBOX	0x0170 10000x0170 1FFF	4 KB		
VE_SYS Related	<u> </u>			
VE	0x01C0 E0000x01C0 FFFF	8 KB		
SP0 (SYS Domain)	1	1		
GPIO	0x0200 00000x0200 07FF	2 KB		
PWM	0x0200 0C000x0200 0FFF	1 KB		
CCU	0x0200 10000x0200 1FFF	4 KB		
IR_TX	0x0200 3000 – 0x0200 33FF	1 KB		











Module	Address (It is for Cluster CPU)	Size
LEDC	0x0200 80000x0200 83FF	1KB
GPADC WY WY	0x0200 90000x0200 93FF	1 KB with with with
LRADC	0x0200 98000x0200 9BFF	1 KB
THS	0x0200 94000x0200 97FF	1 KB
TPADC	0x0200 9C000x0200 9FFF	1 KB
ІОММИ	0x0201 00000x0201 FFFF	64 KB
Audio Codec	0x0203 00000x0203 0FFF	4 KB
DMIC	0x0203 10000x0203 13FF	1 KB
12S0	0x0203 20000x0203 2FFF	4 KB
12S1	0x0203 30000x0203 3FFF	4 KB
1252	0x0203 40000x0203 4FFF	4 KB
OWA	0x0203 60000x0203 63FF	1,KB
TIMER IN INT	0x0205 00000x0205 0FFF	4 KB with with
SP1 (SYS Domain)		
UARTO	0x0250 00000x0250 03FF	1 KB
UART1	0x0250 04000x0250 07FF	1 KB
UART2	0x0250 08000x0250 0BFF	1 KB
UART3	0x0250 0C000x0250 0FFF	1 KB
UART4	0x0250 10000x0250 13FF	1 KB
UART5	0x0250 14000x0250 17FF	1 KB
TWIO	0x0250 20000x0250 23FF	1 KB
TWI1	0x0250 24000x0250 27FF	1 KB
TWI2	0x0250 28000x0250 2BFF	1 KB
TWI3 MINES MINES	0x0250 2C000x0250 2FFF	TKB MACE MACE MACE
SH0 (SYS Domain)		
SYSCTRL	0x0300 00000x0300 0FFF	4 KB
DMAC	0x0300 20000x0300 2FFF	4 KB
SPINLOCK	0x0300 50000x0300 5FFF	4 KB
SID	0x0300 60000x0300 6FFF	4 KB
HSTIMER	0x0300 80000x0300 8FFF	4 KB
DCU	0x0301 00000x0301 FFFF	64 KB
CE_NS	0x0304 00000x0304 07FF	2 KB
CE_KEY_SRAM	0x0304 10000x0304 1FFF	4 KB (only CE access)
MSI+MEMC	0x0310 20000x0330 1FFF	2 MB



Module	Address (It is for Cluster CPU)	Size
SH2 (SYS Domain)		a a a
SMHC0 W	0x0402 00000x0402 0FFF	4 KB 1/17 1/17
SMHC1	0x0402 10000x0402 1FFF	4 KB
SMHC2	0x0402 20000x0402 2FFF	4 KB
SPI0	0x0402 50000x0402 5FFF	4 KB
SPI1	0x0402 60000x0402 6FFF	4 KB
USB0	0x0410 00000x041F FFFF	1 MB
USB1	0x0420 00000x042F FFFF	1 MB
EMAC	0x0450 00000x0450 FFFF	64 KB
VIDEO_OUT_SYS Related (S	YS Domain)	
DE	0x0500 00000x053F FFFF	4 MB
DI	0x0540 00000x0540 FFFF	64 KB
rG2D with with	0x0541 00000x0544 FFFF	256 KB WY WHO
DSI	0x0545 00000x0545 1FFF	8 KB
DISPLAY_TOP	0x0546 00000x0546 0FFF	4 KB
TCON_LCD0	0x0546 10000x0546 1FFF	4 KB
TCON_TV0	0x0547 00000x0547 0FFF	4 KB
HDMI	0x0550 00000x055F FFFF	1M
TVE_TOP	0x0560 00000x0560 3FFF	16K
TVE0	0x0560 40000x0560 7FFF	16K
VIDEO_IN_SYS Related (SYS	Domain)	
CSI	0x0580 00000x05BF FFFF	4 MB
TVD_TOP	0x05C0 00000x05C0 0FFF	4K
NATODO NACO NACO	0x05C0_10000x05C0_1FFF	AK MYS MYS MYS
RISCV_SYS Related (SYS Do	main)	
RISCV_BROM	0x0600 00000x0600 FFFF	64K Address mapping which RISC-V core accesses BROM: 0x0000 00000x0000 FFFF
RISCV_CFG	0x0601 00000x0601 0FFF	4K
RISCV_WDG	0x0601 10000x0601 1FFF	4K
RISCV_TIMESTAMP	0x0601 20000x0601 2FFF	4K
RISCV_MSGBOX	0x0601 F0000x0601 FFFF	4K
APBS0		



Module	Address (It is for Cluster CPU)	Size
IR _S RX	0x0704 00000x0704 03FF	1,KB
AHBS WATER WATER	In the state	is my my
RTC	0x0709 00000x0709 03FF	1 KB
CPUX Related		
CPU_SYS_CFG	0x0810 00000x0810 03FF	1 KB
TimeStamp_STA	0x0811 00000x0811 0FFF	4 KB
TimeStamp_CTRL	0x0812 00000x0812 0FFF	4 KB
IDC	0x0813 00000x0813 0FFF	4 KB
CO_CPUX_CFG	0x0901 00000x0901 03FF	1 KB
CO_CPUX_MBIST	0x0902 00000x0902 0FFF	4 KB
DRAM Space (SYS Domain)		
DRAM SPACE	0x4000 00000xBFFF FFFF	2 GB

The following is the system memory mapping seen by the DSPO host.

Module	Cacheable	Address	Size	Address Mapping
	Property	Address	Size	Description
SRAM A1	Non-Cacheable (Total 512 MB)	0x0002 00000x0002 7FFF	32 KB	The start address of the default DSP.
DSP0 IRAM		0x0002 80000x0003 7FFF	64 KB	The DSP0 accesses the
DSP0 DRAM0		0x0003 80000x0003 FFFF	32 KB	address through the
DSP0 DRAM1		0x0004 00000x0004 7FFF	32 KB	external bus to operate the internal local SRAM.
DSP0 IRAM	athycan ai	0x0040 00000x0040 FFFF	64 KB	The DSPO accesses the address through the internal bus to directly
DSP0 DRAM0		0x0042 00000x0042 7FFF	32 KB	access the local SRAM, which is more efficient
DSP0 DRAM1		0x0044 00000x0044 7FFF	32 KB	than the external bus.
L4_CONN_periph		0x0200 00000x09FF FFFF	128 MB	System Peripherals
DSP_SYS_CFG		0x0170 00000x0170 0FFF	4 KB	Peripherals





Module	Cacheable	Address	Size	Address Mapping				
	Property			Description				
Maga, Maga,	ull John in	User, Miser, Miser	W. K.	The front 256 MB space of DDR (0x40000000— 0x4FFFFFFFF)				
DRAM SPACE		0x1000 00000x1FFF FFFF	256 MB	It requires DSP output AHB for address remapping				
Cacheable Mappin	g Area							
SRAM	Cacheable (Total 512 MB)	0x2002 00000x2002 7FFF	32 KB	SRAM A1 has two addresses.				
DSP0 IRAM	630	0x2002 80000x2003 7FFF	64 KB	The DSP0 accesses the				
DSP0 DRAM0	*1	0x2003 80000x2003 FFFF	32 KB	address through the				
DSP0 DRAM1	31	0x2004 00000x2004 7FFF	32 KB	external bus to operate the internal local SRAM.				
Miles Miles	in the same	Hare Market Market	WAS THE	The front 256 MB space of DDR (0x40000000— 0x47FFFFFFF)				
DRAM SPACE		0x3000 00000x3FFF FFFF	256 MB	It requires DSP output AHB for address remapping				
DRAM Special Maj	DRAM Special Mapping Area							
DRAM SPACE	Non-Cacheable	0x4000 00000x7FFF FFFF	1 GB					
DRAM SPACE	Cacheable Configurable	0x8000 00000xBFFF FFFF	1 GB	Reserved space				
DRAM SPACE	Cacheable	0xC000 00000xFFFF FFFF	1 GB	The front 1 GB space of DDR (0x40000000—0x7FFFFFFF)				

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

25



Clock Controller Unit (CCU) 3.2

Overview 3.2.1

> The clock controller unit (CCU) controls the PLL configurations and most of the clock generation, division, distribution, synchronization, and gating. The input signals of the CCU include the external clock for the reference frequency (24 MHz). The outputs from the CCU are mostly clocks to other blocks in the system.


The CCU includes the following features:

- 8 PLLs
- Bus source and divisions
- Clock output control
- Configuring modules clock
- Bus clock gating
- Bus software reset

3.2.2 **Block Diagram**

The following figure shows the functional block diagram of the CCU.

Figure 3-1 CCU Block Diagram



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.2.3 Functional Description

3.2.3.1 System Bus Tree


MBUS.

The system buses include advanced high-performance buses (AHBs), advanced peripheral buses (APBs), and

All devices mounted at the bus should use the related bus clocks, and the gating signals for the bus are from the CCU module.

The following figure shows the diagram of the System Bus Tree.

Figure 3-2 System Bus Tree



MYCar

1081




3.2.3.2 Module Clock Generation

The follow

The following figure describes module clock generation.

Which Which Which Mhich

Figure 3-3 Module Clock Generation



Mail



3.2.3.3 PLL Distribution

MYCall

The following figure shows the block diagram of the PLL distribution.

in when the

Figure 3-4 PLL Distribution






Table 3-1 PLL Typical Application

PLL Type	Application Module	Notes de de de	
PLL_CPU	CPUX MIN MIN MIN	Support DVFS	
PLL_DDR	MBUS, SDRAM	Support spread spectrum No support linear FM	
PLL_PERI(2X)	CPUX, DE, DI, G2D, CE, VE, SMHC0/1/2, SPI0/1, DSI, TCON_LCD, CSI, DSP	No support dynamic FM	
PLL_PERI(1X)	AHB, APBO, APB1, CE, DI, SMHCO/1/2, SPIO/1, IR_TX, I2S_ASRC, OWA_RX, DSI	No support dynamic FM	
PLL_PERI(800M)	SMHC2	No support dynamic FM	
PLL_VIDEO0(4X)	DE, DI, G2D, TCON_LCD, TCON_TV	No support DVFS	
PLL_VIDEO0(1X)	TCON_LCD, TCON_TV, CSI_MST	No support DVFS	
PLL_VIDEO1(4X)	DE, DI, G2D, TCON_LCD, TCON_TV	No support DVFS	
PLL_VIDEO1(1X)	TCON_LCD, TCON_TV, CSI_MST	No support DVFS	
PLL_VE	VE	No support dynamic FM	
PLL_AUDIO0	I2SO/1/2, OWA_TX, DMIC, AUDIO_CODEC, TPADC	No support DVFS	
PLL_AUDIO0(4X)	I2SO/1/2, I2S2_ASRC, OWA_TX, DMIC, AUDIO_CODEC	No support DVFS	
PLL_AUDIO1(DIV2)	SMHC0/1/2, SPI0/1, I2S0/1/2, OWA_TX, DMIC, AUDIO_CODEC	No support DVFS	
PLL_AUDIO1(DIV5)	SPI0/1, I2S0/1/2, I2S_ASRC, OWA_TX, OWA_RX, DMIC, AUDIO_CODEC	No support DVFS	

"ACSIL

There There I wheel There I wheel There I wheel I wheel

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.2.3.4 PLL Features

The following table shows the PLL features.

Table 3-2 PLL Features

PLL	Stable Operating Frequency	Actual Operating Frequency	Default Frequency	Spread Spectrum	Linear FM	Rate Control	Pk-Pk	Lock Time
PLL_CPU MOON	288 MHz to 3.0 GHz (24*N)	288 MHz to 1.8 GHz	408 MHZ	No No	Yes	No	< 200 ps white	1.5 ms
PLL_AUDIO0	180 MHz to 3.0 GHz (24MHz*N.x/M1/M0/ P)	24.576 MHz 22.5792 MHz 24.576*4 MHz 22.5792*4 MHz	24.576 MHz	Yes	No	No	< 200 ps	500 us
PLL_AUDIO1	180 MHz to 3.0 GHz	Fvco/Div	Integer mode: 1/2x: 1.536 GHz 1/5x: 614.4 MHz Decimal mode:	Yes	No	No	< 200 ps	500 us
Age Mage	Whitel Whitel	(Div: 1–8)	1/2x: 1.1179648 GHz 1/5x: 471.8592 MHz		NEW YORK	whitest	Mylest Mylest	Mylest
PLL_PERI	180 MHz to 3.2 GHz (24*N/M1/M0)	Fvco/Div (Div:1–8)	1/2x: 1.2 GHz 1/3x: 800 MHz	Yes	No	No	< 200ps	500 us
PLL_VIDEO0(4X)	252 MHz to 3.0 GHz (24*N/M)	192 MHz to 2400 MHz	1x: 297 MHz 2x: 594 MHz 4x: 1188 MHz	Yes	No	No	< 200ps	500 us
PLL_VIDEO1(4X)	252 MHz to 3.0 GHz (24*N/M)	192 MHz to 2400 MHz	1x: 297 MHz 2x: 594 MHz 4x: 1188 MHz	Yes 3	No	Norce	< 200ps "Hi ^{ch}	500 us
PLL_VE	180 MHz to 3.0 GHz (24*N/M1/M0)	192 MHz to 600 MHz	432 MHz	Yes	No	No	< 200ps	500 us
PLL_DDR	180 MHz to 3.0 GHz (24*N/M1/M0)	192 MHz to 2.0 GHz	432 MHz	Yes	No	No	200 MHz to 800 MHz (< 200 ps) 800 MHz to 1.3GHz (< 140 ps) 1.3 GHz to 2.0 GHz (< 100 ps)	2 ms

3.2.3.5 The Usage Notes of PLL Frequencies

PLL Type	PLL Calculate Formula	PLL Output Frequency Range	Post Frequency- Divider of Module	Typical Working- Frequency of Module	Recommended PLL Parameter Configuration
PLL_CPU	24*N	200 MHz to 3 GHz	/P (1/2/4)	Based on the requirement of CPU	When the output clock is less than 288 MHz, the clock frequency can be outputted by dividing P.
PLL_PERI(1X)	24MHz*N/M/P0/2	600 MHz (P0=2)	1 to 64	600 MHz/300 MHz/ 200 MHz/150 MHz/ 100 MHz	N=100, M=1, P0=2, P1=3



PLL Type	PLL Calculate Formula	PLL Output Frequency Range	Post Frequency- Divider of Module	Typical Working- Frequency of Module	Recommended PLL Parameter Configuration
PLL_PERI(2X)	24MHz*N/M/P0	1.2 GHz (P0=2)	1 to 64	1.2 GHz/600 MHz/ 400 MHz/300 MHz/ 240 MHz/200 MHz/ 150 MHz/100 MHz	
PLL_PERI(800M)	24MHz*N/M/P1	800 MHz (P1=3)	1 to 64	800 MHz	
PLL_VIDEO0	white white with the state of t	4x:0<=1188 MHz 1x: 0<=297 MHz	1 to 64	1188 MHz/585 MHz/ 537 MHz/ 501 MHz/ 468 MHz/462 MHz/ 426 MHz/390 MHz/ 357 MHz/297 MHz	N=99, M=2
PLL_VIDEO1	24MHz*N/M	4x:0<=1188 MHz 1x: 0<=297 MHz	1 to 64	1188 MHz/585 MHz/ 537 MHz/ 501 MHz/ 468 MHz/462 MHz/ 426 MHz/390 MHz/ 357 MHz/297 MHz	N=99, M=2,
PLL_VE	24MHz*N/M1/M0	200 MHz to 600 MHz	1 to 64	600 MHz/450 MHz/ 360 MHz/270 MHz	N=25, M1=1, M0=2
PLA_DDR	24MHz*N/M1/M0	192 MHz to 2.0 GHz	21 to 64	200 MHz/400 MHz/ 800 MHz	N=100, M1=M0=1, P=3
PLL_AUDIO0(1X) PLL_AUDIO0(4X) Decimal	24MHz*N.x/M1/M0/P/4 24MHz*N.x/M1/M0/P	24.576/22.5792 MHz (24.576/22.5792)*4 MHz	1 to 64	24.576/22.5792 MHz (24.576/22.5792)*4 MHz	24.571:N.x=14.336, P=14, M0=1, M1=1 22.5792:N.x=7.5264, P=8, M0=1, M1=1
PLL_AUDIO1(DIV2) Integral	24MHz*N/M/P0	1536 MHz (P0=2)	4 5 6 8 10 16 	384 MHz 307 MHz 256 MHz 192 MHz 154 MHz 96 MHz	N=128, M=1, P0=2, P1=5
PLL_AUDIO1(DIV5) Integral	MHZ*N/M/P1	614.4 MHz (P1=5)	25	The jitter of this frequency point is better. The frequency point is used for audio module.	E MEE MEE
PLL_AUDIO0(DIV2) Decimal	24MHz*N.x/M/P0	1179.648 MHz (PQ=2)	2 3 4 5 6 8 12	600 MHz 393 MHz 295 MHz 236 MHz 197 MHz 147 MHz 98 MHz 74.576 MHz The jitter of this frequency point is relatively poor. The frequency point is used for audio module.	N.x=98.304, M=1, P0=2, P1=1 to 8
PLL_AUDIO0(DIV5) Decimal	24MHz*N.x/M/P1	295 MHz to 2400 MHz	1 to 64	Select based on peripherals	



3.2.4 **Programming Guidelines** 3.2.4.1 Configuring the Frequency of PLL_CPU The frequency configuration formula of PLL_CPU: PLL_CPU = 24 MHz*N/P The parameter N is the frequency-doubling factor of PLL. The next parameter configuration can proceed after the PLL relock. The parameter P (CPU AXI CFG REG[17:16]) is a digital post-frequency-division factor, which can be dynamically switched in real-time, without affecting the normal work of PLL. NOTE PLL_CPU supports dynamic frequency adjustment (modifying the value of N). However, for the system stability, to configure the frequency of the PLL_CPU from a higher value to a lower one switch the clock source of the CPU to another clock whose frequency is not higher than the current one first, and configure PLL CPU to the target low frequency, and then switch the clock source of the CPU back to PLL CPU. Follow the steps below to adjust the frequency of PLL_CPU: Before you configure PLL_CPU, switch the clock source of CPU to PLL_PERI(1X). Step 1 Step 2 Modify the parameters N and P of PLL_CPU. Write the PLL Lock Enable bit (bit[29]) of PLL CPU CTRL REG to 0 and then to 1. Step 3 Wait for the Lock bit (bit[28]) of PLL CPU CTRL REG to change to 1. Step 4 Step 5 Switch the clock source of the CPU to PLL CPU. Configuring the Frequency of PLL_AUDIO NOTE PLL AUDIO includes PLL AUDIO0 and PLL AUDIO1.

The frequency configuration formula of PLL_AUDIO:

PLL_AUDIO0 = 24 MHz*N/M0/M1/P/4

PLL AUDIO1 = 24 MHz*N/M



M. Acst.

PLL_AUDIO does not support dynamic adjustment because changing any parameter of N, M0, M1, and P will affect the normal work of PLL, and the PLL will need to be relocked.

Generally, PLL_AUDIO only needs two frequency points: 24.576*4 MHz or 22.5792*4 MHz. For these two frequencies, there are usually special recommended matching factors. To implement the desired frequency point of PLL_AUDIO, you need to use the decimal frequency-division function, so follow the steps below:

- **Step 1** Configure the N, M0, M1 and P factors.
- Step 2 Configure PLL AUDIOx Control Register[PLL_SDM_ENABLE] to 1.
- Step 3 Configure PLL_AUDIOx Pattern0 Control Register to enable the digital spread spectrum.
- **Step 4** Write PLL AUDIOx Control Register [Lock Enable] to 0 and then to 1.
- **Step 5** Wait for PLL AUDIOx Control Register[Lock] to 1.



When the P factor of PLL_AUDIO is an odd number, the clock output is an unequal-duty-cycle signal.

The recommended values for configuration factors of PLL_AUDIO1 are as follows.

Table 3-3 Recommended Values for Configuration Factors of PLL_AUDIO1

1	Mode	Clock Source (MHz)	doubling		Post Frequency- Division	PLL Output (MHz)	Divisor	Actual Operating Frequency (MHz)	Description
1	nteger	1.	7	3072	2 white white	.0	8	135	Provide clock source for peripherals
					5	614.4	25	24.576	For audio- related modules
							2	589.824	Provides clock
[Decimal	24 98.30 ⁴	98.304 2359.296)	1179.648		202 216	source for	
C	divider	24	30.304	2333.230	_			130.000	peripheral
							12	98.304	devices



MH203

- 10



Mode	Clock Source (MHz)	doubling	Post Frequency- Division	PLL Output (MHz)	Divisor	Actual Operating Frequency (MHz)	Description
							For audio-
					48	24.576	related
							modules
			5	471.8592			

3.2.4.3 Configuring the Frequency of General PLLs

- Step 1 Make sure the PLL is enabled. If not, refer to section 3.2.4.4 Enabling the PLL to enable the PLL.
- **Step 2** Configure the PLL_OUTPUT_ENABLE bit (bit[27]) of the PLL control register as 0 to disable the output gate of the PLL because general PLLs are unavailable in the process of frequency modulation.
- Step 3 Configure the N and M factors. (It is not suggested to configure M1 factor)
- Step 4 Write the LOCK_ENABLE bit (bit[29]) of the PLL control register to 0 and then to 1.
- **Step 5** Wait for the LOCK bit (bit[28]) of the PLL control register to 1.
- **Step 6** Configure PLL_OUTPUT_ENABLE bit (bit[27]) of the PLL control register to 1.

3.2.4.4 Enabling the PLL

Follow the steps below to enable the PLL

- **Step 1** Configure the N, M, and P factors of the PLL control register.
- Step 2 Write the PLL_ENABLE bit and the LDO_EN bit of the PLL control register to 1, write the PLL_OUTPUT_GATE bit of the PLL control register to 0.
- **Step 3** Write the LOCK_ENABLE bit of the PLL control register to 1.
- **Step 4** Wait for the status of the Lock to change to 1.
- Step 5 Delay 20 us.
- **Step 6** Write the PLL_OUTPUT_GATE bit of the PLL control register to 1 and then the PLL will be available.

3.2.4.5 Disabling the PLL

Follow the steps below to disable the PLL:



Step 1 Write the PLL_ENABLE bit (bit[31]) and the LDO_EN bit of the PLL control register to 0.

Step 2 Write the LOCK_ENABLE bit (bit[29]) of the PAL control register to 0.





CAUTION

In the normal use of PLLs, it is unsuggested to enable and disable the PLLs frequently. Turning on and off the PLLs will cause mutual interference between PLLs, which will affect the stability of the system. When the clock is unnecessary, you can write 0 to the PLL_OUTPUT_EN bit of the PLL control register to disable the output gate of the PLL, instead of writing 0 to the Enable bit to disable the PLL.

3.2.4.6 Configuring Bus Clock

The bus clock supports dynamic switching, but the process of switching needs to follow the following two rules.

- From a higher frequency to a lower frequency: switch the clock source first, and then set the frequency division factor;
- From a lower frequency to a higher frequency: configure the frequency division factor first, and then switch the clock source.

3.2.4.7 Configuring Module Clocks


For the Bus Gating Reset register of a module, the reset bit is de-asserted first, and then the clock gating bit is enabled to avoid potential problems caused by the asynchronous release of the reset signal.

For all module clocks except the DDR clock, configure the clock source and frequency division factor first, and then release the clock gating (that is, set to 1). For the configuration order of the clock source and frequency division factor, follow the rules below:

- With the increasing of the clock source frequency, configure the frequency division factor before the clock source;
- With the decreasing of the clock source frequency, configure the clock source before the frequency division factor.

3.2.4.8 Implementing Spread Spectrum

The spread spectrum technology is to convert a narrowband signal into a wideband signal. It helps to reduce the effect of electromagnetic interference (EMI) associated with the fundamental frequency of the signal.





For the general PLL frequency, the calculation formula is as follows:

$$f = \frac{N+1+X}{P \cdot (M0+1) \cdot (M1+1)} \cdot 24MHz, \ 0 < X < 1$$

Where,

P is the frequency division factor of module or PLL;

M0 is the post-frequency division factor of PLL;

M1 is the pre-frequency division factor of PLL;

N is the frequency doubling factor of PLL;

X is the amplitude coefficient of the spread spectrum.

The parameters N, P, M1, and M0 are for the frequency division.

When M1 = 0, M0 = 0, and P = 1 (no frequency division), the calculation formula of PLL frequency can be simplified as follows:

$$f = (N+1+X)\cdot 24MHz, 0 < X < 1$$

$$[f_1, f_2] = (N+1+[X_1, X_2]) \cdot 24MHz$$

$$SDM_BOT = 2^{17} \cdot X_1$$

WAVE_STEP =
$$2^{17} \cdot (X_2 - X_1) / (24 \text{MHz} / PREQ) \cdot 2$$

Where, SDM_BOT and WAVE_STEP are bits of the PLL pattern control register, and PREQ is the frequency of the spread spectrum.



NOTE

Different PLLs have different calculate formulas, refer to the CTRL register of the corresponding PLL in section 3.2.6 Register Description.

Configuration Procedure

Follow the steps below to implement the spread spectrum:

Step 1 Configure the control register of the corresponding PLL

- Calculate the factor N and decimal value X according to the PLL frequency and PLL frequency formula. Refer to the control register of the corresponding PLL (named PLL_xxx_CTRL_REG, where xxx is the module name) in 3.2.6 Register Description for the corresponding PLL frequency formula.
- Write M0, M1, N, and PLL frequency to the PLL control register.



c) Configure the SDM_Enable bit (bit[24]) of the PLL control register to 1 to enable the spread spectrum function.

Step 2 Configure the pattern control register of the corresponding PLL

- a) Calculate the SDM_BOT and WAVE_STEP of the pattern control register according to decimal value X and spread spectrum frequency (the bit[18:17] of the PLL_PAT register)
- b) Configure the spread spectrum mode (SPR_FREQ_MODE) to 2 or 3.
- c) If the bit PLL_INPUT_DIV2 of the PLL control register is 1, configure the spread spectrum clock source select bit (SDM_CLK_SEL) of the PLL pattern control register to 1. Otherwise, configure SDM_CLK_SEL to the default value 0.
- d) Write SDM_BOT, WAVE_STEP, PREQ, SPR_FREQ_MODE, and SDM_CLK_SEL to the PLL pattern control register, and configure the SIG_DELT_PAT_EN bit (bit[31]) of this register to 1.

Step 3 Delay 20 us.

Configuration Example

The following example shows how to configure the spread spectrum frequency as 605.3 MHz to 609.7 MHz.

If M1 = 0, M0 = 0, P = 1, according to the formula $[f_1, f_2] = (N + 1 + [X_1, X_2]) \cdot 24MHz$, you can get:

$$N+1+[X_1,X_2] = \frac{[605.3,609.7]}{24}$$
$$= \frac{600+[5.3,9.7]}{24}$$
$$= 24+1+[5.3/24,9.7/24]$$

Obviously,

$$N = 24$$
, $X_1 = 5.3/24$, $X_2 = 9.7/24$

$$SDM_BOT = 2^{17} * X_1 = 0x7111$$

WAVE_STEP = $2^{17} * (X_2 - X_1) / (24M/PREQ)*2 = 0x3f$; PREQ = 31.5 kHz

If M0 = 1, M1=0, P = 1, then total frequency division factor is (M0 + 1) *1 = 2, so the actual output frequency of PLL is 1212.1 MHz to 1219.4 MHz.

Similarly, you can get:

$$N = 49$$
, $X1 = 12.1/24$, $X2 = 19.4/24$



Then calculate the values of SDM_BOT and WAVE_STEP according to the formulas, and follow the steps described in Configuration Procedure.

Configuration Procedure

3.2.5 Register List

Module Name	Base Address
CCU	0x02001000

Register Name	Offset	Description
PLL_CPU_CTRL_REG	0x0000	PLL_CPU Control Register
PLL_DDR_CTRL_REG	0x0010	PLL_DDR Control Register
PLL_PERI_CTRL_REG IN	0x0020	REL_PERI Control Register
PLL_VIDEO0_CTRL_REG	0x0040	PLL_VIDEO0 Control Register
PLL_VIDEO1_CTRL_REG	0x0048	PLL_VIDEO1 Control Register
PLL_VE_CTRL_REG	0x0058	PLL_VE Control Register
PLL_AUDIOO_CTRL_REG	0x0078	PLL_AUDIO0 Control Register
PLL_AUDIO1_CTRL_REG	0x0080	PLL_AUDIO1 Control Register
PLL_DDR_PATO_CTRL_REG	0x0110	PLL_DDR Pattern0 Control Register
PLL_DDR_PAT1_CTRL_REG	0x0114	PLL_DDR Pattern1 Control Register
PLL_PERI_PATO_CTRL_REG	0x0120	PLL_PERI Pattern0 Control Register
PLL_PERI_PAT1_CTRL_REG	0x0124	PLL_PERI Pattern1 Control Register
PLL_VIDEO0_PAT0_CTRL_REG	0x0140	PLL_VIDEO0 Pattern0 Control Register
PLL_VIDEO0_PAT1_CTRL_REG	0x0144	PLL_VIDEO0 Pattern1 Control Register
PLL_VIDEO1_PAT0_CTRL_REG	0x0148	PLL_VIDEO1 Pattern0 Control Register
PLL_VIDEO1_PAT1_CTRL_REG	0x014C	PLL_VIDEO1 Pattern1 Control Register
PLL_VE_PATO_CTRL_REG	0x0158	PLL_VE Pattern0 Control Register
PLL_VE_PAT1_CTRL_REG	0x015C	PLL_VE Pattern1 Control Register
PLL_AUDIO0_PAT0_CTRL_REG	0x0178	PLL_AUDIO0 Pattern0 Control Register
PLL_AUDIO0_PAT1_CTRL_REG	0x017C	PLL_AUDIO0 Pattern1 Control Register
PLL_AUDIO1_PAT0_CTRL_REG	0x0180	PLL_AUDIO1 Pattern0 Control Register
PLL_AUDIO1_PAT1_CTRL_REG	0x0184	PLL_AUDIO1 Pattern1 Control Register
PLL_CPU_BIAS_REG	0x0300	PLL_CPU Bias Register
PLL_DDR_BIAS_REG	0x0310	PLL_DDR Bias Register



Register Name	Offset	Description
PLA_PERI_BIAS_REG	0x0320	PLL_PERI Bias Register
PLL_VIDEO0_BIAS_REG	0x0340	PLL_VIDEO0 Bias Register M
PLL_VIDEO1_BIAS_REG	0x0348	PLL_VIDEO1 Bias Register
PLL_VE_BIAS_REG	0x0358	PLL_VE Bias Register
PLL_AUDIOO_BIAS_REG	0x0378	PLL_AUDIO0 Bias Register
PLL_AUDIO1_BIAS_REG	0x0380	PLL_AUDIO1 Bias Register
PLL_CPU_TUN_REG	0x0400	PLL_CPU Tuning Register
CPU_AXI_CFG_REG	0x0500	CPU_AXI Configuration Register
CPU_GATING_REG	0x0504	CPU_GATING Configuration Register
PSI_CLK_REG	0x0510	PSI Clock Register
APBO_CLK_REG	0x0520	APB0 Clock Register
APB1_CLK_REG	0x0524	APB1 Clock Register
MBUS_CLK_REG IN IN	0x0540	MBUS Clock Register
DE_CLK_REG	0x0600	DE Clock Register
DE_BGR_REG	0x060C	DE Bus Gating Reset Register
DI_CLK_REG	0x0620	DI Clock Register
DI_BGR_REG	0x062C	DI Bus Gating Reset Register
G2D_CLK_REG	0x0630	G2D Clock Register
G2D_BGR_REG	0x063C	G2D Bus Gating Reset Register
CE_CLK_REG	0x0680	CE Clock Register
CE_BGR_REG	0x068C	CE Bus Gating Reset Register
VE_CLK_REG	0x0690	VE Clock Register
VE_BGR_REG	0x069C	VE Bus Gating Reset Register
DMA_BGR_REG	0x070C	DMA Bus Gating Reset Register
MSGBOX_BGR_REG	0x071C	MSGBOX Bus Gating Reset Register
SPINLOCK_BGR_REG	0x072C	SPINLOCK Bus Gating Reset Register
HSTIMER_BGR_REG	0x073C	HSTIMER Bus Gating Reset Register
AVS_CLK_REG	0x0740	AVS Clock Register
DBGSYS_BGR_REG	0x078C	DBGSYS Bus Gating Reset Register
PWM_BGR_REG	0x07AC	PWM Bus Gating Reset Register
IOMMU_BGR_REG	0x07BC	IOMMU Bus Gating Reset Register
DRAM_CLK_REG	0x0800	DRAM Clock Register
MBUS_MAT_CLK_GATING_REG	0x0804	MBUS Master Clock Gating Register
DRAM_BGR_REG	0x080C	DRAM Bus Gating Reset Register



Register Name	Offset	Description
SMHCO_CLK_REG	0x0830	SMHC0 Clock Register
SMHC1_CLK_REG	0x0834	SMHC1 Clock Register
SMHC2_CLK_REG	0x0838	SMHC2 Clock Register
SMHC_BGR_REG	0x084C	SMHC Bus Gating Reset Register
UART_BGR_REG	0x090C	UART Bus Gating Reset Register
TWI_BGR_REG	0x091C	TWI Bus Gating Reset Register
SPIO_CLK_REG	0x0940	SPIO Clock Register
SPI1_CLK_REG	0x0944	SPI1 Clock Register
SPI_BGR_REG	0x096C	SPI Bus Gating Reset Register
EMAC_25M_CLK_REG	0x0970	EMAC_25M Clock Register
EMAC_BGR_REG	0x097C	EMAC Bus Gating Reset Register
IRTX_CLK_REG	0x09C0	IRTX Clock Register
TRTX_BGR_REG , IT , IT IT	0x09CC	IRTX Bus Gating Reset Register
GPADC_BGR_REG	0x09EC	GPADC Bus Gating Reset Register
THS_BGR_REG	0x09FC	THS Bus Gating Reset Register
I2SO_CLK_REG	0x0A10	I2SO Clock Register
I2S1_CLK_REG	0x0A14	I2S1 Clock Register
I2S2_CLK_REG	0x0A18	I2S2 Clock Register
I2S2_ASRC_CLK_REG	0x0A1C	I2S2_ASRC Clock Register
I2S_BGR_REG	0x0A20	I2S Bus Gating Reset Register
OWA_TX_CLK_REG	0x0A24	OWA_TX Clock Register
OWA_RX_CLK_REG	0x0A28	OWA_RX Clock Register
OWA_BGR_REG	0x0A2C	OWA Bus Gating Reset Register
DMIC_CLK_REG MOSS MASS	0x0A40	DMIC Clock Register
DMIC_BGR_REG	0x0A4C	DMIC Bus Gating Reset Register
AUDIO_CODEC_DAC_CLK_REG	0x0A50	AUDIO_CODEC_DAC Clock Register
AUDIO_CODEC_ADC_CLK_REG	0x0A54	AUDIO_CODEC_ADC Clock Register
AUDIO_CODEC_BGR_REG	0x0A5C	AUDIO_CODEC Bus Gating Reset Register
USB0_CLK_REG	0x0A70	USB0 Clock Register
USB1_CLK_REG	0x0A74	USB1 Clock Register
USB_BGR_REG	0x0A8C	USB Bus Gating Reset Register
DPSS_TOP_BGR_REG	0x0ABC	DPSS_TOP Bus Gating Reset Register
DSI_CLK_REG	0x0B24	DSI Clock Register
DSI_BGR_REG	0x0B4C	DSI Bus Gating Reset Register





Register Name	Offset	Description
TCONLCD_CLK_REG	0x0B60	TCONLCD Clock Register
TCONLCD_BGR_REG	0x0B76	TCONLCD Bus Gating Reset Register
TCONTV_CLK_REG	0x0B80	TCONTV Clock Register
TCONTV_BGR_REG	0x0B9C	TCONTV Bus Gating Reset Register
LVDS_BGR_REG	0x0BAC	LVDS Bus Gating Reset Register
TVE_CLK_REG	0x0BB0	TVE Clock Register
TVE_BGR_REG	0x0BBC	TVE Bus Gating Reset Register
TVD_CLK_REG	0x0BC0	TVD Clock Register
TVD_BGR_REG	0x0BDC	TVD Bus Gating Reset Register
LEDC_CLK_REG	0x0BF0	LEDC Clock Register
LEDC_BGR_REG	0x0BFC	LEDC Bus Gating Reset Register
CSI_CLK_REG	0x0C04	CSI Clock Register
CSI_MASTER_CLK_REG_M	0x0C08// ^{1/C}	CSI Master Clock Register M
CSI_BGR_REG	0x0C1C	CSI Bus Gating Reset Register
TPADC_CLK_REG	0x0C50	TPADC Clock Register
TPADC_BGR_REG	0x0C5C	TPADC Bus Gating Reset Register
DSP_CLK_REG	0x0C70	DSP Clock Register
DSP_BGR_REG	0x0C7C	DSP Bus Gating Reset Register
RISC-V_CLK_REG	0x0D00	RISC-V Clock Register
RISC-V_GATING_REG	0x0D04	RISC-V GATING Configuration Register
RISC-V_CFG_BGR_REG	0x0D0C	RISC-V_CFG Bus Gating Reset Register
PLL_LOCK_DBG_CTRL_REG	0x0F04	PLL Lock Debug Control Register
FRE_DET_CTRL_REG	0x0F08	Frequency Detect Control Register
FRE_UP_LIM_REG	0x0F0C	Frequency Up Limit Register
FRE_DOWN_LIM_REG	0x0F10	Frequency Down Limit Register
CCU_FAN_GATE_REG	0x0F30	CCU FANOUT CLOCK GATE Register
CLK27M_FAN_REG	0x0F34	CLK27M FANOUT Register
PCLK_FAN_REG	0x0F38	PCLK FANOUT Register
CCU_FAN_REG	0x0F3C	CCU FANOUT Register

Mycar

Mes

0



3.2.6 Register Description

Mest

Mest

MYCan

MYCan

WACSU.

"MYCSL

3.2.6.1 0x0000 PLL_CPU Control Register (Default Value: 0x4A00_1000)

Offset: 0x0000			Register Name: PLL_CPU_CTRL_REG
Bit	Read/Write	Default/Hex	Description
			PLL_EN
			PLL Enable
			0: Disable
31	R/W	0x0	1: Enable
	.4		PLL_CPU= InputFreq*N.
			The PLL_CPU output frequency must be in the range from 200
aycan.	Ties	Car	MHz to 3 GHz. And the default value of PLL_CPU is 408 MHz when
MINO.	whyle .	" MAGO	the crystal oscillator is 24 MHz.
			PLL_LDO_EN
30	R/W	0x1	LDO Enable
			0: Disable
			1: Enable
		1	LOCK_ENABLE
29	R/W	0x0	Lock Enable
	11, 10	OXO .	0: Disable
			1: Enable
			LOCK
28	R	0x0	PLL Lock Status
	IX	OXO	0: Unlocked
Call	wear.	wical)	1. Locked (It indicates that the PLL has been stable.)
W.	N,	M	PLL_OUTPUT_GATE
			PLL Output Gating Enable
27	R/W	0x1	0: Disable
			1: Enable
			The bit is used to control the output enable of the PLL.
			PLL_LOCK_TIME.
26:24	R/W	N 0x2	PLL Lock Time
20.27	.,, ••		The bit indicates the step amplitude from one frequency to
			another.
23:16	/	/	

MYCSI

WCSL

MIN

_



Offset: 0x0000			Register Name: PLL_CPU_CTRL_REG
Bit	Read/Write	Default/Hex	Description & S
W. J.	in	illy "	PLIT N MES MES MES MES MES
			PLL N
15:8	R/W	0x10	N= PLL_N +1
			PLL_N is from 0 to 254.
			In application, PLL_N shall be more than or equal to 12.
			PLL_UNLOCK_MDSEL
			PLL Unlock Level
7:6	R/W	0x0	00: 21-29 Clock Cycles
		6	01: 22-28 Clock Cycles
		17	1X: 20-30 Clock Cycles
			PLL_LOCK_MDSEL
5.00	R/W	0x0	PLL Lock Level
My Co.	with the state of	William I	0: 24-26 Clock Cycles Miles Miles
			1: 23-27 Clock Cycles
4:2	1	1	1
			PLL_M
			PLL_M
1:0	R/W	0x0	M = PLL_FACTOR_M + 1
			PLL_FACTOR_M is from 0 to 3.
			Note: The M factor is only for testing.

3.2.6.2 0x0010 PLL_DDR Control Register (Default Value: 0x4800_2301)

Offset	Offset: 0x0010		Register Name: PLL_DDR_CTRL_REG
Bit	Read/Write	Default/Hex	Description
		0x0	PLL_EN
			0: Disable
31	R/W		1: Enable
31	I TY VV		PLL_DDR = InputFreq*N/M1/M0.
			The default value of PLL_DDR is 432 MHz when the crystal
			oscillator is 24 MHz.
		V 0x1	PLL_LDO_EN
30	D/M		LDO ENABLE
	R/W		0: Disable
			1: Enable



Offset: 0x0010			Register Name: PLL_DDR_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
My.	NE SHE	illy "	LOCK_ENABLE NOT NOT NOT NOT
29	R/W	0x0	Lock Enable
29	K/ VV	UXU	0: Disable
			1: Enable
			LOCK
28	R	0x0	PLL Lock
20	IX	0.00	0: Unlocked
			1: Locked (It indicates that the PLL has been stable.)
		63	PLL_OUTPUT_GATE
		77	PLL Output Gating Enable
27	R/W	0x1	0: Disable
200	Tie	Con.	1: Enable
Mycan	Milyco	Whyco	The bit is used to control the output enable of the PLL.
26:25	/	1	
			PLL_SDM_EN
24	R/W	0x0	PLL SDM Enable
2-7	1911	ONO	0: Disable
			1: Enable
23:16	1	1	1
			PLL_N
			PLL N
15:8	R/W	0x23	N= PLL_N +1
			PLL_N is from 0 to 254.
			In application, PLL_N shall be more than or equal to 12.
Mycoli	MASSI	WHYCEH	PLL_UNLOCK_MDSEL Mage Mage Mage Mage Mage Mage Mage Mage
			PLL UNIOCK Level
7:6	R/W	0x0	00: 21-29 Clock Cycles
			01: 22-28 Clock Cycles
			1X: 20-30 Clock Cycles
			PLL_LOCK_MDSEL
5	R/W	0x0	PLL Lock Level
-	,		0: 24-26 Clock Cycles
			1: 23-27 Clock Cycles
4:2	/	/	/



Offset: 0x0010			Register Name: PLL_DDR_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
My.	MA	ing,	PLL_INPUT_DIV2
1	R/W	0x0	PLL Input Div M1
1	N/ VV		M1=PLL_INPUT_DIV2 + 1
			PLL_INPUT_DIV2 is from 0 to 1.
0	D/M	0x1	PLL_OUTPUT_DIV2
			PLL Output Div M0
	K/ VV		M0=PLL_OUTPUT_DIV2 + 1
			PLL_OUTPUT_DIV2 is from 0 to 1.

3.2.6.3 0x0020 PLL_PERI Control Register (Default Value: 0x4821_6300)

Offset:	0x0020	why can	Register Name: PLL_PERISCTRL_REG
Bit	Read/Write	Default/Hex	Description
			PLL_EN
			PLL Enable
			0: Disable
		1	1: Enable
			PLL_PERI(2X) = 24 MHz*N/M/P0
			PLL_PERI(1X) = 24 MHz*N/M/P0/2
31	R/W	0x0	PLL_PERI(800M) = 24 MHz*N/M/P1.
			When the crystal oscillator is 24 MHz, the default frequency of
			PLL_PERI(2X) is 1.2 GHz, the default frequency of PLL_PERI(1X) is
			600 MHz, and the default frequency of PLL_PERI(800M) is 800
Mean	MAGSE		MHz. The output clock of PLL_PERI(2X) is fixed to 1x2 GHz and not
,			suggested to change the parameter.
	R/W	0x1	PLL_LDO_EN
30			LDO Enable
30			0: Disable
			1: Enable
	R/W	0x0	LOCK_ENABLE
29			Lock Enable
25			0: Disable
			1: Enable



Offset	: 0x0020		Register Name: PLL_PERI_CTRL_REG
Bit	Read/Write	Default/Hex	Description & &
MA	MA	MAN "	LOCK MY MY MY MY
28	R	0x0	PLL Lock 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable The bit is used to control the output enable of PLL.
26:25	/	/	/
24	R/W ^{st-201}	0x0	PLL_SDM_EN PLL SDM Enable O: Disable in the street of the
23	1	1	1
22:20	R/W	0x2	PLL_P1 PLL Output Div P1 P1=PLL_OUTPUT_DIV_P1 + 1 PLL_OUTPUT_DIV_P1 is from 0 to 7.
19	/		/ /
18:16	R/W	0x1	PLL_P0 PLL Output Div P0 P0=PLL_OUTPUT_DIV_P0 + 1 PLL_OUTPUT_DIV_P0 is from 0 to 7.
15:8	R/W	0x63	PLL_N PLL N N= PLL_N +1 PLL_N is from 0 to 254. In application, PLL_N shall be more than or equal to 12.
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles

My Acst

Mycal

M.



Offset: 0x0020			Register Name: PLL_PERI_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
My.	ship.	ing,	PLL_LOCK_MDSEL WE
5	R/W	0x0	PLL Lock Level
5	K/ VV		0: 24-26 Clock Cycles
			1: 23-27 Clock Cycles
4:2	/	/	1
1	R/W	0x0	PLL_INPUT_DIV2 PLL Input Div M M1=PLL_INPUT_DIV2 + 1 PLL_INPUT_DIV2 is from 0 to 1.
0	/	/	/

3.2.6.4 0x0040 PLL_VIDEO0 Control Register (Default Value: 0x4800_6203)

Offset: 0x0040			Register Name: PLL_VIDEO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
			PLL_EN
			PLL Enable
			0: Disable
			1: Enable
31	R/W	0x0	For application,
31	11,700	UXU	PLL_VIDEO0(4X)=InputFreq *N/M.
			PLL_VIDEO0(2X)= InputFreq *N/M/2.
		WHOST "	PLL_VIDEO0(1X)= InputFreq *N/M/4.
MACSE	MACOL		When the HOSC is 24 MHz, the default frequency of PLL_VIDEO0(4X) is 1188 MHz.
	R/W	0x1	PLL_LDO_EN
30			LDO Enable
30			0: Disable
			1: Enable
	R/W	0x0	LOCK_ENABLE
29			Lock Enable
23			0: Disable
			1: Enable

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x0040			Register Name: PLL_VIDEO0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
W. J.	N/A	NE IN	LOCK MAS MAS MAS MASS MASS
28	R	0x0	PLL Lock
20	N	UXU	0: Unlocked
			1: Locked (It indicates that the PLL has been stable.)
			PLL_OUTPUT_GATE
			PLL Output Gating Enable
27	R/W	0x1	0: Disable
			1: Enable
		CV	The bit is used to control the output enable of PLL.
26:25	/	1	/
			PLL_SDM_EN
24	R/W.call	0x0	PLL SDM Enable
White	N/ Wyco	Will a	(0: Disable whice whice whice
			1: Enable
23:16	1	1	
			PLL_N
			PLL N
15:8	R/W	0x62	N= PLL_N +1
			PLL_N is from 0 to 254.
			In application, PLL_N shall be more than or equal to 12.
			PLL_UNLOCK_MDSEL
			PLL Unlock Level
7:6	R/W	0x0	00: 21-29 Clock Cycles
			01: 22-28 Clock Cycles
"KACSI.	whyca!	Jahry Call	1X: 20-30 Clock Cycles
			PLL_LOCK_MDSEL
5	R/W	0x0	PLL Lock Level
	.,		0: 24-26 Clock Cycles
			1: 23-27 Clock Cycles
4:2	/	1	/
			PLL_INPUT_DIV2
1	R/W	0x1	PLL Input Div M
	11/ **	OVI	M1=PLL_INPUT_DIV_M + 1
			PLL_INPUT_DIV_M is from 0 to 1.

MYCST

MYCST



Offset: 0x0040			Register Name: PLL_VIDEO0_CTRL_REG				
Bit	Read/Write	Default/Hex	Description &				
Med and a second	il di	illy "	PLL_OUTPUT_DIV2				
			PLL Output Div D (The factor is only for testing)				
0	R/W	0x1	M0=PLL_OUTPUT_DIV_D + 1				
			PLL_OUTPUT_DIV_D is from 0 to 1.				
			For test, PLL_VIDEO0(4X) =24MHz*N/M/D				

3.2.6.5 0x0048 PLL_VIDEO1 Control Register (Default Value: 0x4800_6203)

Off	Offset: 0x0048			Register Name: PLL_VIDEO1_CTRL_REG
Bit		Read/Write	Default/Hex	Description
Mycal		nity(2)T	William .	PLL_EN PLL Enable in the state of the state
31		R/W	0x0	1: Enable For application, PLL VIDEO1(4X)=InputFreq *N/M.
			A	PLL_VIDEO1(2X)= InputFreq *N/M/2. PLL_VIDEO1(1X)= InputFreq *N/M/4. When the HOSC is 24 MHz, the default frequency of PLL_VIDEO1(4X) is 1188 MHz.
30	7	R/W	0x1 with the second of the se	PLL_LDO_EN LDO Enable 0: Disable 1: Enable LOCK_ENABLE Lock Enable 0: Disable 1: Enable
28		R	0x0	LOCK PLL Lock 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)



Offset	Offset: 0x0048		Register Name: PLL_VIDEO1_CTRL_REG		
Bit	Read/Write	Default/Hex	Description & &		
103	MA	My.	PLL_OUTPUT_GATE WE		
			PLL Output Gating Enable		
27	R/W	0x1	0: Disable		
			1: Enable		
			The bit is used to control the output enable of PLL.		
26:25	/	/			
			PLL_SDM_EN		
24	R/W	0x0	PLL SDM Enable		
24	IN/ VV	OXO	0: Disable		
		27	1: Enable		
23:16	/	1			
Mean	-311	Car	PLL_FACTOR_N		
WACO.	white	WHALE I	PLL FACTORN MIT WITH WITH		
15:8	R/W	0x62	N= PLL_FACTOR_N +1		
			PLL_FACTOR_N is from 0 to 254.		
			In application, PLL_FACTOR_N shall be more than or equal to 12.		
			PLL_UNLOCK_MDSEL		
		100	PLL Unlock Level		
7:6	R/W	0x0	00: 21-29 Clock Cycles		
			01: 22-28 Clock Cycles		
			1X: 20-30 Clock Cycles		
			PLL_LOCK_MDSEL		
5	R/W	0x0	PLL Lock Level		
20	26	20	0: 24-26 Clock Cycles		
Mca	MACC	14/1/Co	1923-27 Clock Cycles		
4:2	/		/		
			PLL_INPUT_DIV2		
1	R/W	0x1	PLL Input Div M		
			M1=PLL_INPUT_DIV_M + 1		
			PLL_INPUT_DIV_M is from 0 to 1.		
			PLL_OUTPUT_DIV2 PLL Output Div D.(The factor is only for testing)		
0	R/W	0x1	M0=PLL_OUTPUT_DIV_D + 1		
			PLL_OUTPUT_DIV_D is from 0 to 1.		
			For test, PLL_VIDEO1(4X) = 24MHz*N/M/D		
			101 (636, 1 LL_VIDLOI(7/) -27141112 14/141/D		

M.,



3.2.6.6 0x0058 PLL_VE Control Register (Default Value: 0x4800_2301)

Offset	: 0x0058	"MACOL	Register Name: PLL_VE_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	PLL_EN PLL Enable 0: Disable 1: Enable PLL_VE = InputFreq*N/M1/M0. When the HOSC is 24 MHz, the default frequency of PLL_VE is 432 MHz.
30	R/W	0x1	PLL_LDO_EN LDO Enable 0: Disable 1: Enable LOCK_ENABLE
29	R/W	0x0	Lock Enable 0: Disable 1: Enable
28	R	0x0	LOCK PLL Lock 0: Unlocked 1: Locked (It indicates that the PLL has been stable.)
27	R/W	0x1	PLL_OUTPUT_GATE PLL Output Gating Enable 0: Disable 1: Enable
26:25	whole	whole	The bit is used to control the output enable of PLL.
24 23:16	R/W	0x0	PLL_SDM_EN PLL SDM Enable 0: Disable 1: Enable

20

2



Offset:	0x0058		Register Name: PLL_VE_CTRL_REG		
Bit	Read/Write	Default/Hex	Description &		
M.	iles	My 1	PLL_N NAME NAME NAME NAME NAME NAME NAME NAM		
			PLL N		
15:8	R/W	0x23	N= PLL_N +1		
			PLL_N is from 0 to 254.		
			In application, PLL_N shall be more than or equal to 12.		
			PLL_UNLOCK_MDSEL		
			PLL Unlock Level		
7:6	R/W	0x0	00: 21-29 Clock Cycles		
			01: 22-28 Clock Cycles		
		17	1X: 20-30 Clock Cycles		
			PLL_LOCK_MDSEL		
5.0	R/W	0×0	PLL Lock Level		
Myser Myser	wycar.		0: 24-26 Clock Cycles in the limit of the li		
			1: 23-27 Clock Cycles		
4:2	1	1	1		
			PLL_INPUT_DIV2		
1	R/W	0.40	PLL Input Div M1		
1	K/VV	0x0	M1=PLL_INPUT_DIV2 + 1		
			PLL_INPUT_DIV2 is from 0 to 1.		
			PLL_OUTPUT_DIV2		
0	R/W	0x1	PLL Output Div M0		
J	ny VV	OXI	M0=PLL_OUTPUT_DIV2 + 1		
			PLL_OUTPUT_DIV2 is from 0 to 1.		



3.2.6.7 0x0078 PLL_AUDIO0 Control Register (Default Value: 0x4814_5500)

Offset:	0x0078	"MACOL	Register Name: PLL_AUDIOO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
			PLL_EN
			PLL Enable
			0: Disable
			1: Enable
			$PLL_AUDIOO(4X) = 24MHz*N/M1/M0/P$
31	R/W	0x0	$PLL_AUDIOO(2X) = (24MHz*N/M1/M0)/P/2$
			$PLL_AUDIOO(1X) = (24MHz*N/M1/M0)/P/4$
		CX	Note: 7.5≤N/M0/M1≤125 and 12≤N
			The working frequency range of 24MHz*N/M0/M1 is from 180
			MHz to 3.0 GHz.
,car	ran	,can	The default frequency of PLL_AUDIO0(1X) is 24.5714 MHz.
My.	Mes	Mes 1	PLL_LDO_EN MB MB
20	D /M	0.4	LDO Enable
30	R/W	0x1	0: Disable
			1: Enable
			LOCK_ENABLE
20	D //A/	0.0	Lock Enable
29	R/W	0x0	0: Disable
			1: Enable
			LOCK
			PLL Lock
28	R	0x0	0: Unlocked
	~		1: Locked (It indicates that the PLL has been stable.)
MU/CSI.	MAKSI	whycal	Note: The bit is only valid when the bit29 is set to 1.
			PLL_OUTPUT_GATE
27	D /M/	01	0: Disable
27	R/W	0x1	1: Enable
			The bit is used to control the output enable of PLL.
26:25	/	/	/
			PLL_SDM_EN
			PLL SDM Enable
24	R/W	0x0	0: Disable
			1: Enable
			Enable spread spectrum and decimal division.
23:22	/	/	/



Offset:	Offset: 0x0078		Register Name: PLL_AUDIO0_CTRL_REG					
Bit	Read/Write	Default/Hex	Description &					
W. College	MA	in the	PLL_P Me Me Me Me					
21:16	R/W	0x14	PLL Post-div P P= PLL_POST_DIV_P +1 PLL_POST_DIV_P is from 0 to 63.					
15:8	R/W	0x55	PLL_N PLL N N= PLL_N +1 PLL_N is from 0 to 254. In application, PLL_N shall be more than or equal to 12.					
7:6	R/W	0x0	PLL_UNLOCK_MDSEL PLL Unlock Level 00: 21-29 Clock Cycles 01: 22-28 Clock Cycles 1X: 20-30 Clock Cycles					
5	R/W	0x0	PLL_LOCK_MDSEL PLL Lock Level 0: 24-26 Clock Cycles 1: 23-27 Clock Cycles					
4:2	1	1	1					
1	R/W	0x0	PLL_INPUT_DIV2 PLL Input Div M1 M1=PLL_INPUT_DIV2 + 1 PLL_INPUT_DIV2 is from 0 to 1.					
40 O	R/W ^{NC®T}	OXO 3	PLL_OUTPUT_DIV2 PLL Output Div M0 M0=PLL_OUTPUT_DIV2 + 1 PLL_OUTPUT_DIV2 is from 0 to 1.					

"ILACSI



3.2.6.8 0x0080 PLL_AUDIO1 Control Register (Default Value: 0x4841_7F00)

Offset	: 0x0080	whycan	Register Name: PLL_AUDIO1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
			PLL_EN
			PLL Enable
			0: Disable
			1: Enable
			PLL_AUDIO1 = 24MHz*N/M
			PLL_AUDIO1(DIV2) = 24MHz*N/M/P0
31	R/W	0x0	PLL_AUDIO1(DIV5) = 24MHz*N/M/P1
		CX	The working frequency range of 24 MHz/M*N is from 180 MHz to
			3.5 GHz.
			The default frequency of PLL_AUDIO1 is 3072 MHz.
West	, year	, vest	The default frequency of PLL_AUDIO1(DIV2) is 1536 MHz.
<i>ic.</i> ,	Mr.	M,	The default frequency of PLL_AUDIO1(DIV5) is 614.4 MHz (24.576
· ·			MHz*25).
			PLL_LDO_EN
30	R/W	0x1	LDO Enable
			0: Disable
- 4			1: Enable
			LOCK_ENABLE
29	R/W	0x0	Lock Enable
			0: Disable
			1: Enable
			LOCK
28	R	0x0	0: Unlocked
WACO	MACO	0x0	1. Locked (It indicates that the PLL has been stable.)
			Note: The bit is only valid when the bit29 is set to 1.
			PLL_OUTPUT_GATE
27	R/W	0x1	0: Disable
			1: Enable
			The bit is used to control the output enable of PLL.
26:25	/	/	/
			PLL_SDM_EN
24	R/W	0x0	0: Disable
	1,4.1		1: Enable
			Enable spread spectrum and decimal division.
23	/	/	

My You

My CSI

M,



Offset:	Offset: 0x0080		Register Name: PLL_AUDIO1_CTRL_REG		
Bit	Read/Write	Default/Hex	Description		
all I	The Wife	ill in the same of	PLL_P1 Me Me Me Me		
22:20	R/W	0x4	PLL Output Div P1		
22.20	IN, VV	0.4	P1=PLL_OUTPUT_DIV_P1 + 1		
			PLL_OUTPUT_DIV_P1 is from 0 to 7.		
19	1	/			
			PLL_PO		
18:16	R/W	0x1	PLL Output Div PO		
10.10	Tty vv	OXI	P0=PLL_OUTPUT_DIV_P0 + 1		
		CY	PLL_OUTPUT_DIV_P0 is from 0 to 7.		
			PLL_N		
			PLL N		
15:8	R/W	0x7F	N= PLL_N +1		
Wille	WASH	NICHO I	CPLL_N is from 0 to 254.		
			In application, PLL_N shall be more than or equal to 12.		
			PLL_UNLOCK_MDSEL		
			PLL Unlock Level		
7:6	R/W	0x0	00: 21-29 Clock Cycles		
		FB. 1	01: 22-28 Clock Cycles		
			1X: 20-30 Clock Cycles		
			PLL_LOCK_MDSEL		
5	R/W	0x0	PLL Lock Level		
			0: 24-26 Clock Cycles 1: 23-27 Clock Cycles		
4:2	1	, ,	1. 23-27 Clock Cycles		
4:2	1	1	MANUTE DESCRIPTION OF THE PROPERTY OF THE PROP		
West	Mess	Whicall 1	PLL_INPUT_DIV2		
1	R/W	0x0	M=PLL_INPUT_DIV_M + 1		
			PLL_INPUT_DIV_M is from 0 to 1.		
0	/	/	/		
	1	1	I .		

MACSI



3.2.6.9 0x0110 PLL_DDR Pattern0 Control Register (Default Value: 0x0000_0000)

Offset:	0x0110	"MACEL	Register Name: PLL_DDR_PATO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN
31	K/ VV	UXU	Sigma-Delta Pattern Enable
			SPR_FREQ_MODE
			Spread Frequency Mode
30:29	R/W	0x0	00: DC=0
30.29	I IV VV	OXO	01: DC=1
			10: Triangular(1-bit)
		64	11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP
	IV, VV	OXU	Wave Step
Mean	11/1/23/1	Mean	SDM_CLK_SEL ^{AT} 111 ^{AT} 111 ^{AT}
	R/W	0x0	SDM Clock Select
19			0: 24 MHz
			1: 12 MHz
			Note: When the PLL_INPUT_DIV2 is 1, the bit needs to be set to
			1.
		PRO. I	FREQ
			Frequency
18:17	R/W	0x0	00: 31.5 kHz
10.17	11,700	OAG	01: 32 kHz
			10: 32.5 kHz
			11: 33 kHz
16:0	R/W	0×0	WAVE_BOT AT AT
10.0	N WHY	Will S	Wave Bottom and and and

3.2.6.10 0x0114 PLL_DDR Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0114			Register Name: PLL_DDR_PAT1_CTRL_REG
Bit	Bit Read/Write Default/Hex		Description
31:25	/	1	/
24	D/M	0.0	DITHER_EN
24	R/W	0x0	Dither Enable
23:21	/	/	/



Offset: 0x0114			Register Name: PLL_I	DDR_PAT1	_CTRL_REG		
Bit	Read/Write	Default/Hex	Description	1832	782.	ral land	JPS J
100 M	D AM	nich .	FRAC_EN	in	in	rich	MA
20	R/W	0x0	Fraction Enable				
19:17	/	/	/				
16.0	5 /11	/ 0x0	FRAC_IN	,			
16:0	R/W		Fraction In				

3.2.6.11 0x0120 PLL_PERI Pattern0 Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0120		Register Name: PLL_PERI_PAT0_CTRL_REG		
Bit	Read/Write	Default/Hex	Description		
31	R/Wy ^{Self}	0,00	SIG_DELT_PAT_EN Sigma-Delta Pattern Enable		
30:29	R/W	0x0	SPR_FREQ_MODE Spread Frequency Mode 00: DC=0 01: DC=1 10: Triangular(1-bit) 11: Triangular(n-bit)		
28:20	R/W	0x0	WAVE_STEP Wave Step		
19	R/W	0x0	SDM_CLK_SEL SDM Clock Select 0: 24 MHz 1: 12 MHz Note: When the PLL_INPUT_DIV2 is 1, the bit needs to be set to 1.		
18:17	R/W	0x0	FREQ Frequency 00: 31.5 kHz 01: 32 kHz 10: 32.5 kHz 11: 33 kHz		
16:0	R/W	0x0	WAVE_BOT Wave Bottom		



3.2.6.12 0x0124 PLL_PERI Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0124			Register Name: PLL_PERL_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	1
24	D /\A/	0x0	DITHER_EN
24	R/W		Dither Enable
23:21	/	1	1
20	R/W	00	FRAC_EN
20 R/V	K/ VV	R/W 0x0	Fraction Enable
19:17	/	1 63	1
16:0	R/W	0.0	FRAC_IN
10.0	r/vv	0x0	Fraction In

3.2.6.13 0x0140 PLL_VIDEO0 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset:	0x0140		Register Name: PLL_VIDEO0_PAT0_CTRL_REG		
Bit	Read/Write	Default/Hex	Description		
31	R/W	0x0	SIG_DELT_PAT_EN		
21	N) VV	UXU	Sigma-Delta Pattern Enable		
			SPR_FREQ_MODE		
			Spread Frequency Mode		
20.20	D /\A/	0x0	00: DC=0		
30.29	30:29 R/W	UXU	01: DC=1		
20	20	20	10: Triangular(1-bit)		
Mycar	MAGO	whyear	(11: Triangular(n-bit)		
28:20	R/W	0x0	WAVE_STEP		
20.20	IV VV		Wave Step		
			SDM_CLK_SEL		
		0x0	SDM Clock Select		
19	R/W		0: 24 MHz		
	TV VV		1: 12 MHz		
			Note: When the PLL_INPUT_DIV2 is 1, the bit needs to be set to		
			1.		

_



Offset: 0x0140			Register Name: PLL_VIDEO0_PAT0_CTRL_REG			
Bit	Read/Write	Default/Hex	Description			
all?	in	in Kilin	FREQ ME ME ME ME			
			Frequency			
18:17	R/W	0x0	00: 31.5 kHz			
10.17			01: 32 kHz			
			10: 32.5 kHz			
			11: 33 kHz			
16.0	R/W	0.0	WAVE_BOT			
16:0	n/ vv	0x0	Wave Bottom			

3.2.6.14 0x0144 PLL_VIDEO0 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0144			Register Name: PLL_VIDEO0_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	1	1	/
24	R/W	0x0	DITHER_EN Dither Enable
23:21	/	1	/
20	R/W	0x0	FRAC_EN Fraction Enable
19:17	/	1	/ /
16:0	R/W	0x0	FRAC_IN Fraction In

3.2.6.15 0x0148 PLL_VIDEO1 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0148			Register Name: PLL_VIDEO1_PAT0_CTRL_REG	
Bit	Read/Write	Default/Hex	Description	
21	31 R/W 0x0	0.40	SIG_DELT_PAT_EN	
21		UXU	Sigma-Delta Pattern Enable	



Offset:	0x0148		Register Name: PLL_VIDEO1_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description & A
My.	No.	in Kilin	SPR_FREQ_MODE
			Spread Frequency Mode
30:29	R/W	0x0	00: DC=0
30.29	Tty vv	0.00	01: DC=1
			10: Triangular(1-bit)
			11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP
20.20	Tty vv	0.00	Wave Step
		64	SDM_CLK_SEL
		0x0	SDM Clock Select
19	R/W		0: 24 MHz
		OXO.	1: 12 MHz
WHYCAL	My Sca.	"ILAGO"	Note: When the PLL_INPUT_DIV2 is 1, the bit needs to be set to
			1.
			FREQ
			Frequency
18:17	R/W	0x0	00: 31.5 kHz
10.17		0.0	01: 32 kHz
		PO. 1	10: 32.5 kHz
			11: 33 kHz
16:0	R/W	0x0	WAVE_BOT
10.0	K/W	UXU	Wave Bottom

3.2.6.16 0x014C PLL_VIDEO1 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset:	0x014C		Register Name: PLL_VIDEO1_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	D ()4/	0x0	DITHER_EN
24	R/W		Dither Enable
23:21	/	/	/
20	D /\A/	0x0	FRAC_EN
20	R/W		Fraction Enable
19:17	/	/	/



Offset: 0x014C			Register Name: PLL	_VIDEO1_PA	T1_CTRL_RE	G	
Bit	Read/Write	Default/Hex	Description	TB2.	783.	.c.al?	182
10.0	R/W	ovo .	FRAC_IN	illy	in	in	Kilin
16:0	K/W	0x0	Fraction In				

3.2.6.17 0x0158 PLL_VE Pattern0 Control Register (Default Value: 0x0000_0000)

Offset:	0x0158		Register Name: PLL_VE_PATO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	SIG_DELT_PAT_EN
31	K/ VV	UXU	Sigma-Delta Pattern Enable
			SPR_FREQ_MODE
Mycan	7.31	Can	Spread Frequency Mode
30:29	R/W	0x0	Spread Frequency Mode 00: DC=0 My
30.29	Ny VV	UXU	01: DC=1
			10: Triangular(1-bit)
			11: Triangular(n-bit)
20.20	R/W	0x0	WAVE_STEP
28:20	K/VV	UXU	Wave Step
			SDM_CLK_SEL
		0x0	SDM Clock Select
19	R/W		0: 24 MHz
13	Tty VV		1: 12 MHz
			Note: When the PLL_INPUT_DIV2 is 1, the bit needs to be set to
			1.
Mycar	"ILACOL"	whycal.	FREQ MHZET MHZET MHZET MHZET
			Frequency
18:17	R/W	0x0	00: 31.5 kHz
10.17	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	OAO	01: 32 kHz
			10: 32.5 kHz
			11: 33 kHz
16:0	R/W	0x0	WAVE_BOT
10.0	TY VV	UXU	Wave Bottom



3.2.6.18 0x015C PLL_VE Pattern1 Control Register (Default Value: 0x0000_0000)

	c'0"
	10
10	3
11,	

Offset: 0x015C			Register Name: PLL_VE_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	1	/
24	R/W	0x0	DITHER_EN
24	K/VV	UXU	Dither Enable
23:21	1	/	
20	R/W	00	FRAC_EN
20	K/ VV	0x0	Fraction Enable
19:17	/	1	/
16.0	D // //	0.0	FRAC_IN
16:0	R/W	0x0	Fraction In

3.2.6.19 0x0178 PLL_AUDIO0 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset:	0x0178		Register Name: PLL_AUDIO0_PAT0_CTRL_REG		
Bit	Read/Write	Default/Hex	Description		
31	R/W	0x0	SIG_DELT_PAT_EN		
31	Tty VV	0.0	Sigma-Delta Pattern Enable		
			SPR_FREQ_MODE		
			Spread Frequency Mode		
30:29	R/W	0x0	00: DC=0		
30.29	30.29 K/W	UXU	01: DC=1		
West.	26	210	10: Triangular(1-bit)		
MACO	MAGO	whycan	11: Triangular (n-bit)		
28:20	R/W	0x0	WAVE_STEP		
20.20	1,7 **		Wave Step		
			SDM_CLK_SEL		
			SDM Clock Select		
19	R/W	0x0	0: 24 MHz		
	1,7 **	OXO	1: 12 MHz		
			Note: When the PLL_INPUT_DIV2 is 1, the bit needs to be set to		
			1.		











Offset: 0x0178			Register Name: PLL_AUDIO0_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
My.	in	in Kilin	FREQ ME ME ME ME
			Frequency
18:17	R/W	0x0	00: 31.5 kHz
10.17	K/VV		01: 32 kHz
			10: 32.5 kHz
			11: 33 kHz
16.0	R/W	0.0	WAVE_BOT
16:0	r/ vv	0x0	Wave Bottom

3.2.6.20 0x017C PLL_AUDIO0 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x017C			Register Name: PLL_AUDIO0_PAT1_CTRL_REG		
Bit	Read/Write	Default/Hex Description			
31:25		1	1		
24	R/W	0x0	DITHER_EN Dither Enable		
23:21	/	1			
20	R/W	0x0	FRAC_EN Fraction Enable		
19:17	1	1	/		
16:0	R/W	0x0	FRAC_IN Fraction In		

3.2.6.21 0x0180 PLL_AUDIO1 Pattern0 Control Register (Default Value: 0x0000_0000)

Offset: 0x0180			Register Name: PLL_AUDIO1_PAT0_CTRL_REG
Bit	Read/Write Default/Hex		Description
31	24	0x0	SIG_DELT_PAT_EN
31	R/W		Sigma-Delta Pattern Enable



Offset:	0x0180		Register Name: PLL_AUDIO1_PAT0_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
My.	MA	in the	SPR_FREQ_MODE WE
			Spread Frequency Mode
30:29	R/W	0x0	00: DC=0
30.23	Tty VV	OAO	01: DC=1
			10: Triangular(1-bit)
			11: Triangular(n-bit)
28:20	R/W	0x0	WAVE_STEP
20.20	TY VV	UXU	Wave Step
		6	SDM_CLK_SEL
		0x0	SDM Clock Select
19	R/W		0: 24 MHz
			1: 12 MHz
MINGSI	My Sca.	My Jean	Note: When the PLL_INPUT_DIV2 is 1, the bit needs to be set to
			1.
			FREQ
			Frequency
18:17	R/W	0x0	00: 31.5 kHz
10.127		1	01: 32 kHz
			10: 32.5 kHz
			11: 33 kHz
16:0	R/W	0x0	WAVE_BOT
10.0	n/ VV	UXU	Wave Bottom

3.2.6.22 0x0184 PLL_AUDIO1 Pattern1 Control Register (Default Value: 0x0000_0000)

Offset: 0x0184			Register Name: PLL_AUDIO1_PAT1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	24 R/W	0x0	DITHER_EN
24			Dither Enable
23:21	/	/	/
20	D /\A/	0x0	FRAC_EN
20	R/W		Fraction Enable
19:17	/	/	/



Offset: 0x0184			Register Name: PLI	_AUDIO1_P	AT1_CTRL_RI	EG	
Bit	Read/Write	Default/Hex	Description	.c.al.	183.	187	183
16:0	R/W	0x0	FRAC_IN	MA	nk3	nk3	MA
10.0	I IV VV	0.00	Fraction In				

3.2.6.23 0x0300 PLL_CPU Bias Register (Default Value: 0x8010_0000)

Offset: 0x0300			Register Name: PLL_CPU_BIAS_REG	
Bit	Read/Write	/rite Default/Hex Description		
31 R/W		PLL_VCO_RST_IN		
	K/ VV	0x1	VCO reset in	
30:21	1	1	T	
20:16	R/Wy ^{car}	0×10	PLL_CP PLL current bias control Hyper Hyper Hyper	
15:0		/	/	

3.2.6.24 0x0310 PLL_DDR Bias Register (Default Value: 0x0003_0000)

Offset: 0x0310			Register Name: PLL_DDR_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	1	1	/
20:16	R/W	0x3	PLL_CP
20.10	IV VV	UXS	PLL bias control
15:0	1 west	/ wear	

3.2.6.25 0x0320 PLL_PERI Bias Register (Default Value: 0x0003_0000)

Offset: 0x0320			Register Name: PLL_PERI_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0x3	PLL_CP PLL bias control
15:0	/	/	/



3.2.6.26 0x0340 PLL_VIDEO0 Bias Register (Default Value: 0x0003_0000)

Offset: 0x0340			Register Name: PLL_VIDEO0_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	1
20:16	R/W	0x3	PLL_CP PLL bias control
15:0	/	/	

3.2.6.27 0x0348 PLL_VIDEO1 Bias Register (Default Value: 0x0003_0000)

Offset:	0x0348		Register Name: PLL_VIDEO1_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	1 11/4/6	Mys.	the man while man
20:16	R/W	0x3	PLL_CP
20.16 Ny	ny vv		PLL bias control
15:0	1	1	1

3.2.6.28 0x0358 PLL_VE Bias Register (Default Value: 0x0003_0000)

Offset: 0x0358			Register Name: PLL_VE_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	1	//
20:16	R/W	0×3 ²⁸ 1	PLL bias control
15:0	1	1	/

3.2.6.29 0x0378 PLL_AUDIO0 Bias Register (Default Value: 0x0003_0000)

Offset: 0x0378			Register Name: PLL_AUDIO0_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	/
20:16	R/W	0.43	PLL_CP
20.10			PLL bias control



Offset: 0x0378			Register Name: PLL	_AUDIO0_BI	AS_REG		
Bit	Read/Write	Default/Hex	Description	Tes.	782.	187	183.
15:0	1 1/1/3	AND I	M MM	MA	ins	in	iki

3.2.6.30 0x0380 PLL_AUDIO1 Bias Register (Default Value: 0x0003_0000)

Offset: 0x0380			Register Name: PLL_AUDIO1_BIAS_REG
Bit	Read/Write	Default/Hex	Description
31:21	/	/	
20:16	D/M	02	PLL_CP
20:16 R/W	0x3	PLL bias control	
15:0	1	1	/

3.2.6.31 0x0400 PLL_CPU Tuning Register (Default Value: 0x4440_4000)

Offset:	0x0400		Register Name: PLL_CPU_TUN_REG
Bit	Read/Write	Default/Hex	Description
31	1	1	/
30:28	R/W	0x4	PLL_VCO
30.28	IX/ VV	0.4	VCO range control
27	1	1	1
26:24	R/W	0×4	PLL_VCO_GAIN
20.24	N/ VV	0x4	KVCO gain control
23	1 West	1,11/28/	
22:16	R/W	0x40	PLL_CNT_INT
22.10	TY VV	0.40	Counter initial control
15	R/W	0x0	PLL_REG_OD
15	IV, VV	0.00	PLL-REG-OD0 for verify
14:8	R/W	0x40	PLL_B_IN
14.0	TY VV	0.40	PLL-B-IN [6:0] for verify
7	R/W 0x0	0x0	PLL_REG_OD1
	IV, VV	0.00	PLL-REG-OD1 for verify
6:0	R	0x0	PLL_B_OUT
0.0	IN.	UXU	PLL-B-OUT [6:0] for verify



3.2.6.32 0x0500 CPU_AXI Configuration Register (Default Value: 0x0000_0301)

car	,car	,68
5	Mycol	Myce

Offset:	0x0500		Register Name: CPU_AXI_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:27	/	/	1
			CPU_CLK_SEL
			Clock Source Select
			000: HOSC
			001: CLK32K
		6-4	010: CLK16M_RC
			011: PLL_CPU/P
26:24	R/W	0x0	100: PLL_PERI(1X)
Mest	, West	in vear	101: PLL_PERI(2X)
th.	MILL	1/1, 1	110: PLL_PERI(800M)
			CPU Clock = Clock Source
			CPU_AXI Clock = Clock Source/M
			Note: The clock select is lack of glitch switching and supports
			dynamic configuration.
23:18	/	1	/
			PLL_CPU_OUT_EXT_DIVP
			PLL Output External Divider P
			00: 1
17:16	R/W	0x0	01: 2
17,113	.,	one.	10: 4
	0		11:/
My Con	Mycol	whycai	When the output clock is less than 288 MHz, the clock frequency
			can be get by dividing P.
15:10	1	/	/
			CPU_DIV2.
			Factor N (N = FACTOR_N +1)
9:8	R/W	0x3	FACTOR_N is from 1 to 3.
			Note: The clock division is lack of glitch switching and supports
			dynamic configuration.
7:2	/	/	/

WACS.

Cal

0



Offset: 0x0500			Register Name: CPU_AXI_CFG_REG
Bit	Read/Write	Default/Hex	Description &
My.	Mi	illy .	CPU_DIV1.M
			Factor M (M= FACTOR_M +1)
1:0	R/W	0x1	FACTOR_M is from 1 to 3.
			Note: The clock division is lack of glitch switching and supports
			dynamic configuration.

3.2.6.33 0x0504 CPU_GATING Configuration Register (Default Value: 0x8000_0000)

Offset:	0x0504		Register Name: CPU_GATING_REG		
Bit	Read/Write	Default/Hex	Description		
W31	R/W	0x1	CPU_GATING Gating Special Clock 0: Clock is OFF 1: Clock is ON		
30:16	1	1	1		
15:0	w	0x0	CPU_GATING_FIELD CPU Gating Field If CPU_GATING_FIELD==16'h16AA, the bit31 can be configured.		

3.2.6.34 0x0510 PSI Clock Register (Default Value: 0x0000_0000)

Offset	Offset: 0x0510		Register Name: PSI_CLK_REG	
Bit	Read/Write	Default/Hex	Description of Mark Mark	
31:26	1	1	/	
			CLK_SRC_SEL	
			Clock Source Select	
			000: HOSC	
			001: CLK32K	
25:24	R/W	0x0	010: CLK16M_RC	
			O11: PLL_PERI(1X)	
			PSI_CLK = Clock Source/M/N.	
			Note: The clock select is lack of glitch switching and supports	
			dynamic configuration.	
23:10	/	/		



Offset	t: 0x0510		Register Name: PSI_CLK_REG
Bit	Read/Write	Default/Hex	Description
10,	all de	in the	FACTOR_Nath and and and
			Factor N
			00: 1
9:8	R/W	0x0	01: 2
9.0	I I V V V	OXO	10: 4
			11: 8
			Note: The clock division is lack of glitch switching and supports
			dynamic configuration.
7:2	1	1	1
			FACTOR_M
		0x0	Factor M.
1:0	R/W		M= FACTOR_M +1
	altyCall		FACTOR_M is from 0 to 3.
	1		Note: The clock division is lack of glitch switching and supports
			dynamic configuration.

3.2.6.35 0x0520 APB0 Clock Register (Default Value: 0x0000_0000)

Offset:	0x0520		Register Name: APB0_CLK_REG
Bit	Read/Write	Default/Hex	Description
31:26	1	1	1
			CLK_SRC_SEL
			Clock Source Select
Man	west.	Whycar	00: HOSC
Mc,	Mes	MILLS	01: CLK32K ^M M ^M M ^M
25:24	R/W	0x0	10: PSI_CLK
			11: PLL_PERI(1X)
			APB0_CLK = Clock Source/M/N.
			Note: The clock select is lack of glitch switching and supports
			dynamic configuration.
23:10	/	/	/



Offset	t: 0x0520		Register Name: APBO_CLK_REG
Bit	Read/Write	Default/Hex	Description &
W.	illy	in the	FACTOR_Nath And
			Factor N
			00: 1
9:8	R/W	0x0	01: 2
3.0	11,700	OXO .	10: 4
			11: 8
			Note: The clock division is lack of glitch switching and supports
			dynamic configuration.
7:5	/	1	1
		0×0	FACTOR_M
			Factor M
1 ·Ω	R/W		M = FACTOR_M+1
4:0	"HAFESIA		FACTOR_M is from 0 to 31.
	1,	1/2	Note: The clock division is lack of glitch switching and supports
			dynamic configuration.

3.2.6.36 0x0524 APB1 Clock Register (Default Value: 0x0000_0000)

Offset:	0x0524		Register Name: APB1_CLK_REG
Bit	Read/Write	Default/Hex	Description
31:26	1	1	1
			CLK_SRC_SEL
			Clock Source Select
Call	wear	whycar	00: HOSC Les Mest Mest Mest Mest
u,	Mr.	Mills	01: CLK32K
25:24	R/W	0x0	10: PSI_CLK
			11: PLL_PERI(1X)
			APB1_CLK = Clock Source/M/N.
			Note: The clock select is lack of glitch switching and supports
			dynamic configuration.
23:10	1	1	/



Offse	t: 0x0524		Register Name: APB1_CLK_REG
Bit	Read/Write	Default/Hex	Description &
Col.	MA	iles.	FACTOR_NATE AND
			Factor N
			00: 1
9:8	R/W	0x0	01: 2
3.0	IN VV	OXO	10: 4
			11: 8
			Note: The clock division is lack of glitch switching and supports
			dynamic configuration.
7:5	/	1	/
			FACTOR_M
4:0.		0x0	Factor M
	R/W		M = FACTOR_M+1
	N/W Cair		FACTOR_M is from 0 to 31.
	7"	14.	Note: The clock division is lack of glitch switching and supports
			dynamic configuration.

3.2.6.37 0x0540 MBUS Clock Register (Default Value: 0xC000_0000)

Offset:	Offset: 0x0540		Register Name: MBUS_CLK_REG		
Bit	Read/Write	Default/Hex	Description		
31	1	1	1		
			MBUS_RST		
20	D /\A/	0x1	MBUS Reset		
30	R/W	"W.A.Cau	O: Assert		
W.	MI	MI	1: De-assert		
29:0	1	1	/		



The MBUS clock is from the 4 frequency-division of PLL_DDR, and it has the same source with the DRAM clock.

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



3.2.6.38 0x0600 DE Clock Register (Default Value: 0xC000_0000)

Offset	: 0x0600	WH/Call	Register Name: DE_CLK_REG
Bit	Read/Write	Default/Hex	Description
			DE_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			DE_CLK = Clock Source/M.
30:27	/	/	/
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	000: PLL_PERI(2X)
	11,700	OXO	001: PLL_VIDEO0(4X)
Mycan	1136311	Mean	010: PLL_VIDEO1(4X)
	74.	7, 1	011: PLL_AUDIO1(DIV2)
23:5	1	/	
			FACTOR_M
4:0	R/W	0x0	Factor M
4.0	N/ W	UXU	M= FACTOR_M +1
			FACTOR_M is from 0 to 31.

3.2.6.39 0x060C DE Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	: 0x060C		Register Name: DE_BGR_REG				
Bit	Read/Write	Default/Hex	Description	, West	, wear	in Cali	i West
31:17	1 2/1	In.		M.	n,	N.	M,
			DE_RST				
16	R/W	0x0	DE Reset				
10	R/W		0: Assert				
			1: De-assert				
15:1	/	1	/				
		0x0	DE_GATING				
	R/W		DE Gating Clock				
0			0: Mask				
			1: Pass				





















3.2.6.40 0x0620 DI Clock Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0620		Register Name: DI_CLK_REG
Bit	Read/Write	Default/Hex	Description
			DI_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			DI_CLK = Clock Source/M.
30:27	1	/	/
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	000: PLL_PERI(2X)
	IV, VV	OXU	001: PLL_VIDEO0(4X)
Mean	itycan	in years	010: PLL_VIDEO1(4X)
31.	W.	11.	011: PLL_AUDIO1(DIV2)
23:5	1	1	1
			FACTOR_M
4:0	R/W		Factor M
4.0	N/ W	0x0	M = FACTOR_M +1
			FACTOR_M is from 0 to 31.

3.2.6.41 0x062C DI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	0x062C		Register Name: DI_BGR_REG				
Bit	Read/Write	Default/Hex	Description	, wear	, wear	Mean	i West
31:17	1 2/1.	In.		M,	n,	N.	M,
			DI_RST				
16	R/W	0x0	DI Reset				
10			0: Assert				
			1: De-assert				
15:1	/	1	1				
		0x0	DI_GATING				
0	R/W		DI Gating Clock				
0			0: Mask				
			1: Pass				

































3.2.6.42 0x0630 G2D Clock Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0630		Register Name: G2D_CLK_REG
Bit	Read/Write	Default/Hex	Description
			G2D_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			G2D_CLK = Clock Source/M.
30:27	/	1	1
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	000: PLL_PERI(2X)
	19 00	OAU	001: PLL_VIDEO0(4X)
WACSU	itycan	invest	010: PLL_VIDEO1(4X)
<i>y</i> .	N.	1, 1	011: PLL_AUDIO1(DIV2)
23:5	1	1	
			FACTOR_M
4:0	D /\A/	0x0	Factor M
4.0	R/W	UXU	M= FACTOR_M +1
			FACTOR_M is from 0 to 31.

3.2.6.43 0x063C G2D Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	0x063C		Register Name: G2D_BGR_REG				
Bit	Read/Write	Default/Hex	Description	, wear	, wan	, wear	i Mest
31:17	1 2/1.	In.	il, m	n,	N.	M.	M.,
			G2D_RST				
16	R/W	0x0	G2D Reset				
10			0: Assert				
			1: De-assert				
15:1	/	1	/				
		0x0	G2D_GATING				
	R/W		G2D Gating Clock				
0			0: Mask				
			1: Pass				





































3.2.6.44 0x0680 CE Clock Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0680		Register Name: CE_CLK_REG
Bit	Read/Write	Default/Hex	Description
			CE_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			CE_CLK = Clock Source/M/N.
30:27	/	/	1
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	00: HOSC
			01: PLL_PERI(2X)
Mical	1145217	Mean	10: PLL_PERI(1X)
23:10	1	1	
			FACTOR_N
			Factor N
9:8	R/W	0x0	00: 1
9.0	N/ VV	UXU	01: 2
			10: 4
			11: 8
7:4	1	1	1
			FACTOR_M
3:0	D (M)	0x0	Factor M
3.0	R/W	UXU	M= FACTOR_M +1
WCSIC.	ucan	wicair	FACTOR_M is from 0 to 15%

3.2.6.45 0x068C CE Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x068C			Register Name: CE_BGR_REG
Bit	Bit Read/Write Default/Hex		Description
31:17	/	/	/
	R/W	0x0	CE_RST
16			CE Reset
10	N/ VV		0: Assert
			1: De-assert



whycan	
ik de	

Offset	: 0x068C		Register Name: CE_	BGR_REG			
Bit	Read/Write	Default/Hex	Description	783.	182	783.	183
15:1	1 1/1/3	Miles 1	ily high	illy	illy	Pily	My
			CE_GATING				
0	R/W	0x0	CE Gating Clock				
	IN VV	W OXO	0: Mask	(
			1: Pass		10		

3.2.6.46 0x0690 VE Clock Register (Default Value: 0x0000_0000)

Offset:	0x0690	7.7	Register Name: VE_CLK_REG
Bit	Read/Write	Default/Hex	Description
Mycan	nkycar,	"Hyber"	VE_CLK_GATING Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			VE_CLK = Clock Source/M.
30:25	1	1	
24	R/W	0x0	CLK_SRC_SEL Clock Source Select (ccu_clkmux,0) 000: VEPLL 001: PERIPLL2X
23:5	1	1	1
4:0	R/W of	0x0/s/	FACTOR_M Factor M (clkdiv5,0) M= FACTOR_M +1 FACTOR_M is from 0 to 31.

3.2.6.47 0x069C VE Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x069C		Register Name: VE_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/



Offset	Offset: 0x069C		Register Name: VE_BGR_REG			
Bit	Read/Write	Default/Hex	Description &			
all?	MA	My 1	VE_RST and and and and			
16	16 R/W	0v0	VE Reset For VE_PROT			
10		0x0	0: Assert			
			1: DE-assert			
15:1	/	1				
			VE_GATING			
0 R/W	00	Gating Clock For VE_PROT				
	n/ vv	0x0	0: Mask			
		CV	1: Pass			

3.2.6.48 0x070C DMA Bus Gating Reset Register (Default Value: 0x0000_0000)

)x070C [OMA Bus Gatin	g Reset Registe	er (Default Value: 0x0000_0000)
Offset:	0x070C		Register Name: DMA_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	1	1	/
16	R/W	0x0	DMA_RST DMA Reset 0: Assert 1: De-assert
15:1	1	1	/ /
O COLOR	R/W	0x0	DMA_GATING DMA Gating Clock 0: Mask 1: Pass
			Note: The working clock is from PSI_CLK.

3.2.6.49 0x071C MSGBOX Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x071C		Register Name: MSGBOX_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/



Offset	Offset: 0x071C		Register Name: MSGBOX_BGR_REG
Bit	Read/Write	Default/Hex	Description & S
My.	Media	in in	MSGBOX2_RST W W W
10	D (M)	00	RISC-V MSGBOX Reset
18	R/W	0x0	0: Assert
			1: De-assert
			MSGBOX1_RST
17	R/W	0x0	DSP MSGBOX Reset
17	IX/ VV	OXO	0: Assert
			1: De-assert
		63	MSGBOX0_RST
16	R/W	0x0	CPU MSGBOX Reset
10	16 K/W		0: Assert
- 20			1: De-assert
15:3	1 WHACO	My Co	tage "this "this "this "this
`			MSGBOX2_GATING
2	R/W	0x0	Gating Clock for RISC-V MSGBOX
2	Ity VV	UNU	0: Mask
			1: Pass
			MSGBOX1_GATING
1	. R/W	0x0	Gating Clock for DSP MSGBOX
	UXU	0: Mask	
			1: Pass
			MSGBOX0_GATING
0	R/W	0x0	Gating Clock for CPU MSGBOX
	.,		0: Mask
Mcgr.	Mcgl.	Mean	15 Pass 10 10 10 10 10 10 10 10 10 10 10 10 10

3.2.6.50 0x072C SPINLOCK Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x072C		Register Name: SPINLOCK_BGR_REG
Bit	Bit Read/Write Default/Hex		Description
31:17	/	/	/
		0x0	SPINLOCK_RST
16	R/W		SPINLOCK Reset
10 Ny VV	OXO	0: Assert	
			1: De-assert



Offset	: 0x072C		Register Name:	SPINLOCK_BG	GR_REG		
Bit	Read/Write	Default/Hex	Description	183.	Jess.	. Cal	Jez.
15:1	1 1/1/3	Mr. Mr.	1 who	illy	NE SIL	My	MA
	0 R/W	0x0	SPINLOCK_GATI	NG			
			Gating Clock For	SPINLOCK		\mathcal{N}	
0			0: Mask				
			1: Pass		10		

3.2.6.51 0x073C HSTIMER Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	0x073C	7.7	Register Name: HSTIMER_BGR_REG			
Bit	Read/Write	Default/Hex	Description			
31:17	1 Jean	Test.				
ne.	nico.	Mes 1	HSTIMER_RST W W			
16	16 R/W	0x0	HSTIMER Reset			
	II,7 VV		0: Assert			
			1: De-assert			
15:1	1	1				
			HSTIMER_GATING			
0	R/W	0x0	Gating Clock for HSTIMER			
	11/ VV	UNU	0: Mask			
			1: Pass			

3.2.6.52 0x0740 AVS Clock Register (Default Value: 0x0000_0000)

Offset: 0x0740			Register Name: AVS_CLK_REG
Bit	Bit Read/Write Default/Hex		Description
			AVS_CLK_GATING
			Gating Clock
31	R/W	0x0	The AVS_CLK is from HOSC.
			0: Clock is OFF
			1: Clock is ON
30:0	/	/	



3.2.6.53 0x078C DBGSYS Bus Gating Reset Register (Default Value: 0x0000_0000)

	0	
~ (9,	
10		
100		

Offset: 0x078C		whycan	Register Name: DBGSYS BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	1	1
			DBGSYS_RST
16	R/W	0x0	DBGSYS Reset
10	K/VV		0: Assert
			1: De-assert
15:1	/	1	/
			DBGSYS_GATING
		1	Gating Clock for DBGSYS
0	R/W	0x0	The clock of DBGSYS is from HOSC.
			0: Mask
Mesu	all years	wir year	A: Pass Med Medi Medi Medi

· Acsi

3.2.6.54 0x07AC PWM Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x07AC			Register Name: PWM_BGR_REG	
Bit	Read/Write	Default/Hex	Description	
31:17	1	1		
		0x0	PWM_RST	
16	R/W		PWM Reset	
10			0: Assert	
			1: De-assert	
15:1	1 May	1 Mycan	refer independent independent independent	
			PWM_GATING	
0	R/W	0x0	Gating Clock for PWM	
			0: Mask	
			1: Pass	

3.2.6.55 0x07BC IOMMU Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x07BC			Register Name: IOMMU_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/



Offse	t: 0x07BC		Register Name: IOM	IMU_BGR_	_REG		
Bit	Read/Write	Default/Hex	Description	183.		783.	S. S
all I	JUS .	illy "	IOMMU_GATING	MY	ik die	No.	My
0	R/W	0x0	Gating Clock for IOM	IMU			
O N/VV	K/ VV		0: Mask				
			1: Pass				

3.2.6.56 0x0800 DRAM Clock Register (Default Value: 0x8000_0000)

Offset	Offset: 0x0800		Register Name: DRAM_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W ^{SCAT}	0x1	DRAM_CLK_GATING Gating Clock DRAM_CLK = Clock Source/M/N. 0: Clock is OFF 1: Clock is ON
30:28	1	1	/
27	R/WAC	0x0	SDRCLK_UPD SDRCLK Configuration 0 Update 0: Invalid 1: Valid Setting 1 will validate the bit. It will be automatically cleared after the bit is valid. Here supports dram req/ack signal. When dram_update is set to 1, dram_clk_sel/dram_div2/dram_clk1 will be updated.
White all	whice	whyear	DRAM_CLK_SEL Clock Source Select 00: PLL_DDR
26:24	R/W	0x0	01: PLL_AUDIO1(DIV2) 10: PLL_PERI(2X) 11: PLL_PERI(800M) Note: The clock select is lack of glitch switching and supports dynamic configuration.
23:10	/	/	/



_



Megi

Offset	: 0x0800		Register Name: DRAM_CLK_REG
Bit	Read/Write	Default/Hex	Description & S
	Kily	will "	DRAM_DIV2
			Factor N
9:8	D /\A/	0.40	00: 1
9.8	R/W	0x0	01: 2
			10: 4
			11: 8
7:2	/	/	1
			DRAM_DIV1
		0x0	Factor M
1:0	R/W		M= FACTOR_M +1
1.0			FACTOR_M is from 0 to 3.
Mican	utyteari	J. J	Note: The clock division is lack of glitch switching and supports dynamic configuration.

WACSIL

3.2.6.57 0x0804 MBUS Master Clock Gating Register (Default Value: 0x0000_0000)

Offset: 0x0804			Register Name: MBUS_MAT_CLK_GATING_REG	
Bit	Read/Write	Default/Hex	Description	
31:12	/	1		
11	R/W	0x0	RISC-V_MCLK_EN Gating MBUS Clock For RISC-V 0: Mask 1: Pass	
10	R/W	Whiteple 1	G2D_MCLK_EN Gating MBUS Clock For G2D 0: Mask 1: Pass	
9	/	/	/	
8	R/W	0x0	CSI_MCLK_EN Gating MBUS Clock For CSI 0: Mask 1: Pass	



Offset: 0x0804			Register Name: MBUS_MAT_CLK_GATING_REG	
Bit	Read/Write	Default/Hex	Description &	
(A)	My	MAN "	TVIN_MCLK_EN IN IN IN IN	
7	R/W 0x0		Gating MBUS Clock For TVIN 0: Mask	
			1: Pass	
6:3	/	/	1	
2	R/W	0x0	CE_MCLK_EN Gating MBUS Clock For CE 0: Mask 1: Pass	
1	R/W	0x0	VE_MCLK_EN Gating MBUS Clock For VE 0: Mask 11: Pass	
0	R/W	0x0	DMA_MCLK_EN Gating MBUS Clock For DMA 0: Mask 1: Pass	

3.2.6.58 0x080C DRAM Bus Gating Reset Register (Default Value: 0x0000_0001)

Offset: 0x080C			Register Name: DRAM_BGR_REG	
Bit	Read/Write	Default/Hex	Description	
31:17	1	1	1	
MUACON	whycol	whycoll	DRAM_RST_ING ING ING ING ING ING	
16	16 R/W	0x0	DRAM Reset	
10		UXU	0: Assert	
			1: De-assert	
15:1	/	/	/	
			DRAM_GATING	
0	R/W	0x1	Gating Clock for DRAM	
0			0: Mask	
			1: Pass	



3.2.6.59 0x0830 SMHC0 Clock Register (Default Value: 0x0000_0000)

	.0
	-8,
- 1	0
10	3
NI	

Offset: 0x0830		My Kar	Register Name: SMHCO_CLK_REG
Bit	Read/Write	Default/Hex	Description
			SMHC0_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			SMHCO_CLK = Clock Source/M/N.
30:27	/	/	/
			CLK_SRC_SEL
			Clock Source Select
			000: HOSC
26:24	R/W	0x0	001: PLL_PERI(1X)
Mcan	alty Carr	altycath	Q10: PLL_PERI(2X)
3"	1,	79	011: PLL_AUDIO1(DIV2)
			Others: Reserved
23:10	1	1	1
			FACTOR_N
			Factor N
9:8	R/W	0x0	00: 1
5.0	11, 11	OXO	01: 2
			10: 4
			11: 8
7:4	1	1	
			FACTOR_M
3:0	R/W	0x0 ²⁰	Factor M
3.0	M.	NO.	M = FACTOR_M +1
			FACTOR_M is from 0 to 15.

, wear

3



3.2.6.60 0x0834 SMHC1 Clock Register (Default Value: 0x0000_0000)

	.0
	-8,
- 1	0
10	3
NI	

Offset: 0x0834		whycoli.	Register Name: SMHC1_CLK_REG
Bit	Read/Write	Default/Hex	Description
			SMHC1_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			SCLK = Clock Source/M/N.
30:27	/	/	/
			CLK_SRC_SEL
			Clock Source Select
			000: HOSC
26:24	R/W	0x0	001: PLL_PERI(1X)
Mical	Hear	in year	010: PLL_PERI(2X)
a,	M.	1, 1	011: PLL_AUDIO1(DIV2)
,			Others: Reserved
23:10	1	1	
			FACTOR_N
			Factor N
9:8	R/W	0x0	00: 1
9.8	K/ VV	UXU	01: 2
			10: 4
			11: 8
7:4	1	1	/
			FACTOR_M
3:0	R/W	0×0	Factor M
_M 3.0	11/1/1/2	UXU	M= FACTOR_M +1 W W W W
			FACTOR_M is from 0 to 15.

, wear

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



3.2.6.61 0x0838 SMHC2 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0838		"MACOL	Register Name: SMHC2_CLK_REG
Bit	Read/Write	Default/Hex	Description
			SMHC2_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			SCLK = Clock Source/M/N.
30:27	1	/	1
			CLK_SRC_SEL
			Clock Source Select
			000: HOSC
26:24	R/W	0×0	001: PLL_PERI(1X)
MYCall	"MACSIL		010: PLL_PERI(2X)
			011: PLL_PERI(800M)
			100: PLL_AUDIO1(DIV2)
			Others: Reserved
23:10	1	/	
			FACTOR_N
			Factor N
9:8	R/W	0x0	00: 1
	.,		01: 2
			10: 4
			11: 8
7:4	1	1	/
Man	Mean	whycan	FACTOR_M Col Medical M
3:0	R/W	0x0	
			M= FACTOR_M +1
			FACTOR_M is from 0 to 15.

3.2.6.62 0x084C SMHC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x084C			Register Name: SMHC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/



104CSL

Offset: 0x084C			Register Name: SMHC_BGR_REG
Bit	Read/Write	Default/Hex	Description &
N. J.	in	in Kilin	SMHC2_RST WE
18	R/W	0x0	SMHC2 Reset
10	N/ VV	UXU	0: Assert
			1: De-assert
			SMHC1_RST
17	R/W	0x0	SMHC1 Reset
17	I IV VV	OXO	0: Assert
			1: De-assert
		63	SMHC0_RST
16	R/W	0x0	SMHC0 Reset
10	K/W	UXU	0: Assert
			1: De-assert
15:3	1 nityco.	PHASE.	Ages "Wages "Wages "Wages "Wages
			SMHC2_GATING
2	D/M	0x0	Gating Clock for SMHC2
2	R/W	UXU	0: Mask
			1: Pass
			SMHC1_GATING
1	R/W	0x0	Gating Clock for SMHC1
	K/VV	UXU	0: Mask
			1: Pass
			SMHC0_GATING
0	R/W	0x0	Gating Clock for SMHC0
			0: Mask
Mar	in year	inycar.	19 Pass we was made with the way

"ACSIL

3.2.6.63 0x090C UART Bus Gating Reset Register (Default Value: 0x0000_0000)

\bigcap	
	NOTE

The clock of the UART is from APB1.



104C81

Offset: 0x090C Register Name: UART_BGR_REG Read/Write Default/Hex Bit. Description 31:22 UART5_RST **UART5** Reset 21 R/W 0x0 0: Assert 1: De-assert UART4_RST **UART4** Reset 20 R/W 0x0 0: Assert 1: De-assert UART3_RST **UART3** Reset 19 R/W 0x0 0: Assert 1: De-assert UART2_RST **UART2** Reset 18 R/W 0x0 0: Assert 1: De-assert UART1_RST **UART1** Reset R/W 17 0x0 0: Assert 1: De-assert UARTO_RST **UARTO** Reset R/W 16 0x0 0: Assert 1 De-assert 15:6 UART5_GATING Gating Clock for UART5 5 R/W 0x0 0: Mask 1: Pass UART4_GATING Gating Clock for UART4 4 R/W 0x0 0: Mask 1: Pass

1080

MH4CO.



Offset: 0x090C			Register Name: UART_BGR_REG
Bit	Read/Write	Default/Hex	Description &
My.	The Color	in the	UART3_GATING
3	R/W	0x0	Gating Clock for UART3
3	K/ VV	UXU	0: Mask
			1: Pass
		0x0	UART2_GATING
2	R/W		Gating Clock for UART2
2	N/ VV		0: Mask
			1: Pass
		63	UART1_GATING
1	R/W	0x0	Gating Clock for UART1
1	I IV VV	OXO	0: Mask
.0.			1: Pass
MyCg.	nityEst.	My Co.	CUARTO_GATING INTER INTER INTER
0	R/W	0x0	Gating Clock for UARTO
	TI/ VV	UAU	0: Mask
			1: Pass

3.2.6.64 0x091C TWI Bus Gating Reset Register (Default Value: 0x0000_0000)

NOTE	
The clock of the TW	/I is from APB1.

Offset:	0x091C	Myke	Register Name: TWI_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
			TWI3_RST
19	R/W	0x0	TWI3 Reset
19	I N/ VV		0: Assert
			1: De-assert
		/W 0x0	TWI2_RST
18	R/W		TWI2 Reset
10			0: Assert
			1: De-assert



Offset	t: 0x091C		Register Name: TWI_BGR_REG
Bit	Read/Write	Default/Hex	Description &
My.	WA	in the	TWI1_RST MY MY MY MY
17	R/W	0x0	TWI1 Reset
17	K/ VV	UXU	0: Assert
			1: De-assert
			TWIO_RST
16	R/W	0x0	TWI0 Reset
10	I TY VV	0.00	0: Assert
			1: De-assert
15:4	/	1	1
		*7	TWI3_GATING
3	R/W	0x0	Gating Clock for TWI3
	N/ W	OXO	0: Mask
mycan	NICHIN	Whyte "	A: Pass with with with with
`		0x0	TWI2_GATING
2	R/W		Gating Clock for TWI2
_	1,11		0: Mask
			1: Pass
		100	TWI1_GATING
1	R/W	0x0	Gating Clock for TWI1
	1,7,1		0: Mask
			1: Pass
			TWI0_GATING
0	R/W	0x0	Gating Clock for TWI0
0	.0		0: Mask
Car	, NCSI	Mcgl	19 Pass John John John John John

3.2.6.65 0x0940 SPIO Clock Register (Default Value: 0x0000_0000)

Offset: 0x0940			Register Name: SPIO_CLK_REG
Bit	Read/Write	Default/Hex	Description
			SPIO_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			SCLK = Clock Source/M/N.



Offset:	0x0940		Register Name: SPIO_CLK_REG
Bit	Read/Write	Default/Hex	Description & S
30:27	1 11/13	Miles :	My My My My My
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PLL_PERI(1X) 010: PLL_PERI(2X) 011: PLL_AUDIO1(DIV2) 100: PLL_AUDIO1(DIV5) Others: Reserved
23:10	/	/	/
9:8	R/W	0x0	FACTOR_N Factor N (00: 1
7:4	1	1	/
3:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 15.

3.2.6.66 0x0944 SPI1 Clock Register (Default Value: 0x0000_0000)

Offset:	0x0944	ng, i	Register Name: SPI1_CLK_REG
Bit	Read/Write	Default/Hex	Description
			SCLK_GATING
			Gating Special Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			SCLK = Clock Source/M/N.
30:27	/	/	/



Offset	: 0x0944		Register Name: SPI1_CLK_REG
Bit	Read/Write	Default/Hex	Description & A
all a	M	ill in	CLK_SRC_SEL ME ME ME ME
			Clock Source Select
			000: HOSC
26:24	D /\A/	00	001: PLL_PERI(1X)
20.24	R/W	0x0	010: PLL_PERI(2X)
			011: PLL_AUDIO1(DIV2)
			100: PLL_AUDIO1(DIV5)
			Others: /
23:10	/	1	1
		7	FACTOR_N
			Factor N
1			

00: 1

01: 2 10: 4 11:8

FACTOR_M Factor M

M= FACTOR_M +1

FACTOR_M is from 0 to 15.

3.2.6.67 0x096C SPI Bus Gating Reset Register (Default Value: 0x0000_0000)

0x0

Offset:	Offset: 0x0960		Register Name: SPI_BGR_REG	Mean	Mesu	Mesi
Bit	Read/Write	Default/Hex	Description	M	M.	W
31:18	/	/	/			
			SPI1_RST			
17	R/W	0x0	SPI1 Reset			
17	ry vv		0: Assert			
			1: De-assert			
		0x0	SPIO_RST			
16	D /\A/		SPIO Reset			
10	R/W		0: Assert			
			1: De-assert			
15:2	/	1	1			

9:8

7:4

3:0

R/W























Offse	t: 0x096C		Register Name: SPI_BGR_REG
Bit	Read/Write	Default/Hex	Description & S
W.J.	ing	in and	SPI1_GATING WE WE WE
1	5 / 14	0x0	Gating Clock for SPI1
1	R/W		0: Mask
			1: Pass
		0x0	SPIO_GATING
0	R/W		Gating Clock for SPIO
U	r/vv		0: Mask
			1: Pass

3.2.6.68 0x0970 EMAC_25M Clock Register (Default: 0x0000_0000)

Offset	: 0x0970	White M	Register Name: EMAC_25M_CLK_REG
Bit	Read/Write	Default/Hex	Description
			EMAC_25M_CLK_GATING
			Gating Special Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			CLK = PLL_PERI(1X)/24 = 25 MHz
			EMAC_25M_CLK_SRC_GATING
			Gating the Source Clock of Special Clock
30	R/W	0x0	It is for low power design.
			0: Clock is OFF
			1: Clock is ON
29:0	1 Man	Mycan	

3.2.6.69 0x097C EMAC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x097C			Register Name: EMAC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
	R/W	0x0	EMAC_RST
16			EMAC Reset
10			0: Assert
			1: De-assert



Offset: 0x097C			Register Name: EMAC_BGR_REG
Bit	Read/Write	Default/Hex	Description & S
15:1	1 will	The said	I me me me me me
	R/W	0x0	EMAC_GATING
0			Gating Clock for EMAC
0	IN/ VV		0: Mask
			1: Pass

3.2.6.70 0x09C0 IRTX Clock Register (Default: 0x0000_0000)

Offset	: 0x09C0	77	Register Name: IRTX_CLK_REG
Bit	Read/Write	Default/Hex	Description
anycan	utycan	, it years	IRTX_CLK_GATING Gating Clock INTERIOR
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			IRTX_CLK = Clock Source/M/N.
30:27	1	1	
		100	CLK_SRC_SEL
26:24	R/W	0x0	Clock Source Select
20.24	Tty vv	UXU	0: HOSC
			1: PLL_PERI(1X)
23:10	1	1	1/
			FACTOR_N
1 9:8	R/W	0x0	Factor N (00: 1 INVERT INVERT INVERT INVERT
3.0		ONO	01: 2
			10: 4
			11: 8
7:4	/	/	/
			FACTOR_M
3:0	R/W	0x0	Factor M
3.0	11, 11	0.00	M= FACTOR_M +1
			FACTOR_M is from 0 to 15.

Mycar

MYCSI

107



3.2.6.71 0x09CC IRTX Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x09CC			Register Name: IRTX_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	R/W	0x0	IRTX_RST IRTX Reset 0: Assert 1: De-assert
15:1	/	/	/
0	R/W	0x0	IRTX_GATING Gating Clock for IRTX 0: Mask 1: Pass

3.2.6.72 0x09EC GPADC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	0x09EC		Register Name: GPADC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	1	1	1
16	R/W	0x0	GPADC_RST GPADC Reset 0: Assert 1: De-assert
15:1 0	/ R/W	Ox0	GPADC_GATING GPADC HAPE HAPE HAPE HAPE HAPE HAPE HAPE HAPE

3.2.6.73 0x09FC THS Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	0x09FC		Register Name: THS_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/



Offset: 0x09FC			Register Name: THS_BGR_REG
Bit	Read/Write	Default/Hex	Description &
all y	ins	illy "	THS_RST ME ME ME ME
16	R/W	0x0	THS Reset
16	10 Ny W		0: Assert
			1: De-assert
15:1	/	/	1
			THS_GATING
	R/W	0.40	Gating Clock For THS
0	n/ vv	0x0	0: Mask
		63	1: Pass

3.2.6.74 0x0A10 I2S/PCM0 Clock Register (Default Value: 0x0000_0000)

Offset:	0x0A10		Register Name: I2S/PCM0_CLK_REG
Bit	Read/Write	Default/Hex	Description
			I2S/PCM0_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			I2S/PCM0_CLK = Clock Source/M/N.
30:27	1	1	/ /
			CLK_SRC_SEL
		0x0.s	Clock Source Select
26:24	R/W/ 🔊		00: PLL_AUDIO0(1X)
WING ST	R/W COST	0x0est	O1: PLL_AUDIO0(4X) INGER INGER INGER
			10: PLL_AUDIO1(DIV2)
			11: PLL_AUDIO1(DIV5)
23:10	1	/	/
			FACTOR_N
	R/W	0x0	Factor N
9:8			00: /1
5.0			01: /2
			10: /4
			11: /8
7:5	1	1	/



Offset	t: 0x0A10		Register Name: I2S/	PCM0_CLK_	REG		
Bit	Read/Write	Default/Hex	Description	Jess.	782.	78.3.	25
all I	The Wife	illy "	FACTOR_M	rily.	ring	No.	My
4:0	R/W	0.0	Factor M				
4.0	K/ VV	0x0	M= FACTOR_M +1				
			The value of FACTOR	R_M is from	0 to 31.		

3.2.6.75 0x0A14 I2S/PCM1 Clock Register (Default Value: 0x0000_0000)

Offset:	0x0A14		Register Name: I2S/PCM1_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W ^{Scat}	Ox0	12S/PCM1_CLK_GATING Gating Clock 0: Clock is QFF 1: Clock is ON 12S/PCM1_CLK = Clock Source/M/N.
30:27	1	1	1
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 00: PLL_AUDIO0(1X) 01: PLL_AUDIO0(4X) 10: PLL_AUDIO1(DIV2) 11: PLL_AUDIO1(DIV5)
23:10	1	1	
9:8	nthycol ^T R/W	ox0	FACTOR_N Factor N 100: /1 01: /2 10: /4 11: /8
7:5	/	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

why car

WACSU

110



3.2.6.76 0x0A18 I2S/PCM2 Clock Register (Default Value: 0x0000_0000)

· Acg,						`
. 400			_		Κ	>
. ~ 1/~		٩	C	3	_	
	_	-	7.	_		

Offset:	0x0A18	A18 Register Name: I2S/PCM2_CLK_REG		
Bit	Read/Write	Default/Hex	Description	
			I2S/PCM2_CLK_GATING	
			Gating Clock	
31	R/W	0x0	0: Clock is OFF	
			1: Clock is ON	
			I2S/PCM2_CLK = Clock Source/M/N.	
30:27	1	/	1	
			CLK_SRC_SEL	
			Clock Source Select	
26:24	R/W	0x0	00: PLL_AUDIO0(1X)	
	IV, VV	OXO	01: PLL_AUDIO0(4X)	
nycan	ikycaro	invest	10: PLL_AUDIO1(DIV2)	
34.	<i>N</i> .	14, 1	11: PLL_AUDIO1(DIV5)	
23:10	1	/	1	
			FACTOR_N	
			Factor N	
9:8	R/W	0x0	00: /1	
9.0	N/ VV	UXU	01: /2	
			10: /4	
			11: /8	
7:5	1	1	/	
			FACTOR_M	
4:0	R/W	0x0	Factor M	
4.0	Ny VV	whycan	M₽ FACTOR_MP+1	
ale,	M.	Miles	FACTOR_M is from 0 to 31.	

Mesu

M,



3.2.6.77 0x0A1C I2S/PCM2_ASRC Clock Register (Default Value: 0x0000_0000)

			<	\
	. 0	-9	δ	
	1	\sim		
N,	١.)		

Offset: (0x0A1C	whycor	Register Name: I2S/PCM2_ASRC_CLK_REG
Bit	Read/Write	Default/Hex	Description
			I2S/PCM2_ASRC_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			I2S/PCM2_ASRC_CLK = Clock Source/M/N.
30:27	1	1	/
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	00: PLL_AUDIO0(4X)
	1,,,,	OAO	01: PLL_PERI(1X)
Mycan	altycair.	allycare ar	10: PLL_AUDIO1(DIV2)
	7.	1, 1,	11: PLL_ AUDIO1(DIV5)
23:10		1	
			FACTOR_N
		4	Factor N
9:8	R/W	0x0	00: /1
	.,,,,	Ma. I	01: /2
			10: /4
			11: /8
7:5	1	/	
			FACTOR_M
4:0	R/W	0x0	Factor M
CACSU.	West.	White M	M = FACTOR M +1
W.	Mr.	M	FACTOR_M is from 0 to 31.

:N/C81

3.2.6.78 0x0A20 I2S/PCM Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: ()x0A20		Register Name: I2S/PCM_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/



Offset	: 0x0A20		Register Name: I2S/PCM_BGR_REG
Bit	Read/Write	Default/Hex	Description
My.	with the	in the	12S/PCM2_RST W W W
18	R/W	0x0	I2S/PCM2 Reset
10	K/VV	UXU	0: Assert
			1: De-assert
			I2S/PCM1_RST
17	R/W	0x0	I2S/PCM1 Reset
17	TV, VV	OXO	0: Assert
			1: De-assert
		030	I2S/PCMO_RST
16	R/W	0x0	I2S/PCM0 Reset
10	1,7,17	OAU	0: Assert
2			1: De-assert
15:3	/"HACO	The M	The state of the s
			I2S/PCM2_GATING
2	R/W	0x0	Gating Clock for I2S/PCM2
۷	IV, VV	UNU	0: Mask
			1: Pass
			I2S/PCM1_GATING
1	R/W	0x0	Gating Clock for I2S/PCM1
	1,7,1,7	OXO .	0: Mask
			1: Pass
			I2S/PCM0_GATING
0	R/W	0x0	Gating Clock for I2S/PCM0
	.,,.,		0: Mask
WCSI.	"ACSI"	Megi	T: Pass

3.2.6.79 0x0A24 OWA_TX Clock Register (Default Value: 0x0000_0000)

Offset:	0x0A24		Register Name: OWA_TX_CLK_REG
Bit	Read/Write	Default/Hex	Description
			OWA_TX_CLK_GATING
	R/W	0x0	Gating Clock
31			0: Clock is OFF
			1: Clock is ON
			OWA_TX_CLK = Clock Source/M/N.



Offset	: 0x0A24		Register Name: OWA_TX_CLK_REG
Bit	Read/Write	Default/Hex	Description &
30:27	1 4/1/1/1	VILLA.	The tell the tell the tell the
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	00: PLL_AUDIO0(1X)
20.24	IN/ VV	UXU	01: PLL_AUDIO0(4X)
			10: PLL_AUDIO1(DIV2)
			11: PLL_AUDIO1(DIV5)
23:10	/	/	
		C 34	FACTOR_N
			Factor N
9:8	R/W	0x0	00: /1
	N/W	OXO	01:/2
Misel	nit Aco	nit yes	10: /4 MHCOT MHCOT MHCOT MHCOT MHCOT
			11: /8
7:5	1	1	/
			FACTOR_M
4.0	D (M)	0.40	Factor M
4:0	R/W	0x0	M= FACTOR_M +1
- 4	r .		FACTOR M is from 0 to 31.

3.2.6.80 0x0A28 OWA_RX Clock Register (Default Value: 0x0000_0000)

Offset:	: 0x0A28		Register Name: OWA_RX_CLK_REG			
Bit	Read/Write	Default/Hex	Description Hear Hear Hear			
			OWA_RX_CLK_GATING			
			Gating Clock			
31	R/W	0x0	0: Clock is OFF			
			1: Clock is ON			
			OWA_RX_CLK = Clock Source/M/N.			
30:27	/	1	/			
			CLK_SRC_SEL			
			Clock Source Select			
26:24	R/W	0x0	000: PLL_PERI(1X)			
			001: PLL_AUDIO1(DIV2)			
			010: PLL_AUDIO1(DIV5)			



1691					
109,				4	
. 100			_(Z	7
		V	U	ĭ	

Offset:	: 0x0A28		Register Name: OWA_RX_CLK_REG
Bit	Read/Write	Default/Hex	Description & A
23:10	1 1/1/3	Villa 1	ed me, me, me, me, me,
			FACTOR_N Factor N
9:8	R/W	0x0	00: /1
9.0	I I V V V	0.00	01: /2
			10: /4
			11: /8
7:5	/	/	
		C 34	FACTOR_M
4:0	R/W	0x0	Factor M
4.0	n/ vv	UXU	M= FACTOR_M +1
76)	list	Car	FACTOR_M is from 0 to 31.

"Acst

3.2.6.81 0x0A2C OWA Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0A2C			Register Name: OWA_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	1	1	
			OWA_RST
16	D /\A/	0.0	OWA Reset
10	R/W	0x0	0: Assert
			1: De-assert
15:1	1	1	
WHILE	MAN	WHYCO.	OWA_GATING IN IN IN IN
0	D (M)	0.0	Gating Clock for OWA
0	R/W	0x0	0: Mask
			1: Pass



MH

115



3.2.6.82 0x0A40 DMIC Clock Register (Default Value: 0x0000_0000)

Offset	: 0x0A40	Mr. Mcali	Register Name: DMIC_CLK_REG
Bit	Read/Write	Default/Hex	Description
			DMIC_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			DMIC_CLK = Clock Source/M/N.
30:27	/	/	1
			CLK_SRC_SEL
			Clock Source Select (clkmux8,0)
26:24	R/W	0x0	00: PLL_AUDIO0(1X)
	IV, VV	OXU	01: PLL_AUDIO1(DIV2)
CACSU	113/2317	Mean	10: PLL_AUDIO1(DIV5)
	n.	11.	11: Reserved
23:10	1	1	
			FACTOR_N
			Factor N
9:8	R/W	0x0	00: /1
3.6	IX/ VV	OXO	01: /2
			10: /4
			11: /8
7:5	/	1	1
			FACTOR_M
4:0	R/W	0x0	Factor M
4.0	IN VV	whycan	M⊋ FACTOR_M +1
les 1	M.	My,	FACTOR M is from 0 to 31.

3.2.6.83 0x0A4C DMIC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	0x0A4C		Register Name: DMIC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/

્ર



Offset	: 0x0A4C		Register Name: DMIC_BGR_REG			
Bit	Read/Write	Default/Hex	Description			
all?	MA	Mr. Jahr	DMIC_RST ME ME ME ME			
16	16 R/W	0x0	DMIC Reset			
10		UXU	0: Assert			
			1: De-assert			
15:1	/	1	1			
			DMIC_GATING			
0	D //4/	00	Gating Clock for DMIC			
0	R/W	0x0	0: Mask			
		CV	1: Pass			

3.2.6.84 0x0A50 AUDIO_CODEC_DAC Clock Register (Default Value: 0x0000_0000)

Offset:	0x0A50		Register Name: AUDIO_CODEC_DAC_CLK_REG
Bit	Read/Write	Default/Hex	Description
			AUDIO_CODEC_DAC_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			AUDIO_CODEC_DAC_CLK = Clock Source/M/N.
30:27	1	1	/ /
			CLK_SRC_SE.
			Clock Source Select
26:24	R/W	0x0	00: PLL_AUDIO0(1X)
MACSI.	whycon	whycan	01: PLL_AUDIO1(DIV2)
			10: PLL_AUDIO1(DIV5)
23:10	/	/	/
			FACTOR_N
			Factor N (clkdiv2y,0)
9:8	R/W	0x0	00: /1
5.0	11, 10	0.00	01: /2
			10: /4
			11: /8
7:5	1	1	/



Offse	t: 0x0A50		Register Name: AU	DIO_CODEC	_DAC_CLK_R	EG	
Bit	Read/Write	Default/Hex	Description	183.	783.	783.	S. S
all?	illy	in the	FACTOR_M	iki	rilly.	JE STEEL	My
4:0	R/W	0x0	Factor M				
4:0	K/W		M= FACTOR_M +1				
			FACTOR_M is from	0 to 31.			

3.2.6.85 0x0A54 AUDIO_CODEC_ADC Clock Register (Default Value: 0x0000_0000)

Offse	t: 0x0A54	CV	Register Name: AUDIO_CODEC_ADC_CLK_REG		
Bit	Read/Write	Default/Hex	Description		
31	R/W/E	OxO	AUDIO_CODEC_ADC_CLK_GATING Gating Clock O: Clock is QFF 1: Clock is ON AUDIO_CODEC_ADC_CLK = Clock Source/M/N.		
30:27	1	1	/		
26:24	R/W	0x0	CLK_SRC_SE Clock Source Select 00: PLL_AUDIO0(1X) 01: PLL_AUDIO1(DIV2) 10: PLL_AUDIO1(DIV5)		
23:10	/	1	//		
9:8	R/W	9×0	FACTOR_N Factor N 00: /1		
7:5	/	/	/		
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.		

W. Acst.

My Car

118



3.2.6.86 0x0A5C AUDIO_CODEC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0A5C		WHI/CO.	Register Name: AUDIO_CODEC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	1
			AUDIO_CODEC_RST
16	R/W	0x0	AUDIO_CODEC Reset
10	N/ VV	UXU	0: Assert
			1: De-assert
15:1	1	1	1
			AUDIO_CODEC_GATING
0	D /\A/	0.0	Gating Clock For AUDIO_CODEC

3.2.6.87 0x0A70 USB0 Clock Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0A70		Register Name: USB0_CLK_REG
Bit	Read/Write	Default/Hex	Description
			USBO_CLKEN
31	R/W	0x0	Gating Special Clock For OHCIO
31	N/ VV	UXU	0: Clock is OFF
			1: Clock is ON
			USBPHY0_RSTN
30	R/W	0x0	USB PHY0 Reset
30			Os Assert west which which which which
14,			1: De-assert
29:26	1	1	/
			USB0_CLK12M_SEL
		0x0	OHCIO 12M Source Select
25:24	R/W		00: 12M divided from 48 MHz
25.24	TY VV	0.00	01: 12M divided from 24 MHz
			10: RTC_32K
			11: /
23:0	/	/	/

3

MACS

19 ×



3.2.6.88 0x0A74 USB1 Clock Register (Default Value: 0x0000_0000)

Offset: 0x0A74		whycan	Register Name: USB1_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	USB1_CLKEN Gating Special Clock For OHCl1 0: Clock is OFF 1: Clock is ON
30	R/W	0x0	USBPHY1_RSTN USB PHY1 Reset 0: Assert 1: De-assert
29:26	/	1	
25:24	nitylair R/W	Ox0	USB1_CLK12M_SEL OHCIO 12M_Source Selection O0: 12M divided from 48 MHz O1: 12M divided from 24 MHz 10: RTC_32K 11: /
23:0	1		

3.2.6.89 0x0A8C USB Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0	0x0A8C		Register Name: USB_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:25	1,11/28/1	Mesu	
in.	N	h. h	USBOTGO_RST
24	R/W	0x0	USBOTG0 Reset
24	K/VV		0: Assert
			1: De-assert
23:22	/	/	/
			USBEHCI1_RST
21	R/W	0x0	USBEHCI1 Reset
21			0: Assert
			1: De-assert





Offset:	Dx0A8C		Register Name: USB_BGR_REG
Bit	Read/Write	Default/Hex	Description & & &
My Co	Myles	in in	USBEHCIO_RST WHO
20	5 /14		USBEHCIO Reset
20	R/W	0x0	0: Assert
			1: De-assert
19:18	/	/	1
			USBOHCI1_RST
17	D /\A/	00	USBOHCI1 Reset
17	R/W	0x0	0: Assert
		030	1: De-assert
		X	USBOHCIO_RST
16	D/M	0:0	USBOHCI0 Reset
	R/W	0x0	0: Assert
Mycan	nithes	Whites Mr	1: De-assert "He" "He" "He"
15:9	1	/	1
			USBOTG0_GATING
8	R/W	0x0	Gating Clock For USBOTG0
°	K/ VV		0: Mask
			1: Pass
7:6	1	/	1
			USBEHCI1_GATING
5	R/W	0x0	Gating Clock For USBEHCI1
3	11,700	OAO	0: Mask
			1: Pass
25	20	200	USBEHCIO_GATING
4NV2017	R/W	10x0 11x0	Gating Clock For USBEHCIO
			0: Mask
			1: Pass
3:2	/	/	/
			USBOHCI1_GATING
1	R/W	0x0	Gating Clock For USBOHCI1
			0: Mask
			1: Pass
			USBOHCI0_GATING
0	R/W	0x0	Gating Clock For USBOHCI0
			0: Mask
			1: Pass

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.2.6.90 0x0A9C LRADC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0	Эх0A9C		Register Name: LRADC_BGR_REG		
Bit	Read/Write	Default/Hex	Description		
31:17	/	/	1		
16	R/W	0x0	LRADC_RST LRADC Reset 0: Assert 1: De-assert		
15:1	/	1	/		
Mar Maria	R/W	0x0	LRADC_GATING Gating Clock For LRADC ©: Mask 1: Pass		

3.2.6.91 0x0ABC DPSS_TOP Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	Dx0ABC		Register Name: DPSS_TOP_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	1	1	/
			DPSS_TOP_RST
1.0	D/M	00	DPSS_TOP Reset
16	R/W	0x0	0: Assert
WC3L	west.	'Mcgl	1. De-assert of John John John John John John John John
15:1	In.	n'	
			DPSS_TOP_GATING
	D /\A/	0.0	Gating Clock For DPSS_TOP
0	R/W	0x0	0: Mask
			1: Pass

whycat

્રહ

2 ~4



3.2.6.92 0x0B24 DSI Clock Register (Default Value: 0x0000_0000)

Offset: (Offset: 0x0B24		Register Name: DSI_CLK_REG
Bit	Read/Write	Default/Hex	Description
			DSI_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			DSI_CLK = Clock Source/M.
30:27	/	/	1
			CLK_SRC_SEL
			Clock Source Select
			000: HOSC
26:24	R/W	0x0	001: PLL_PERI(1X)
Mican	18/28/1	in year	010: PLL_VIDEO0(2X)
4,	M	1, 1,	011: PLL_VIDEO1(2X)
			100: PLL_AUDIO1(DIV2)
23:4	1	1	1
			FACTOR_M
3:0	R/W	0x0	Factor M
3.0	IN VV	UXU	M= FACTOR_M +1
			FACTOR_M is from 0 to 15.

3.2.6.93 0x0B4C DSI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset:	0x0B4C	, car	Register Name: DSI_BGR_REG	, car	"CSL	1681
Bit	Read/Write	Default/Hex	Description	Mes	Mes.	Mes
31:17	/	1	/			
			DSI_RST			
16	R/W	0x0	DSI Reset			
10			0: Assert			
			1: De-assert			
15:1	/	1	1			
	R/W	0x0	DSI_GATING			
0			Gating Clock For DSI			
			0: Mask			
			1: Pass			



3.2.6.94 0x0B60 TCONLCD Clock Register (Default Value: 0x0000_0000)

ger myest m

Offset: (0x0B60		Register Name: TCONLCD_CLK_REG		
Bit	Read/Write	Default/Hex	Description		
			TCONLCD_CLK_GATING		
			Gating Clock		
31	R/W	0x0	0: Clock is OFF		
			1: Clock is ON		
			TCONLCD_CLK = Clock Source/M/N.		
30:27	/	1	/		
		-71	CLK_SRC_SEL		
			Clock Source Select		
Mycan	, Acstr	Sycan	000: PLL_VIDEO0(1X)		
26:24	R/W	0x0	001: PLL_VIDEO0(4X)		
20.24	N/ VV	UXU	010: PLL_VIDEO1(1X)		
			011: PLL_VIDEO1(4X)		
			100: PLL_PERI(2X)		
			101: PLL_AUDIO1(DIV2)		
23:10	1	/	/		
			FACTOR_N		
			Factor N		
9:8	R/W	0x0	00: 1		
9.8	Ity vv	0.00	01: 2		
			10: 4		
20	76-	all last	11:8		
7:4	Villing.	ik ork	The the the the the		
			FACTOR_M		
3:0	R/W	0x0	Factor M		
3.0	I IV VV	0.00	M= FACTOR_M +1.		
			FACTOR_M is from 0 to 15.		

Cal

Mycan



3.2.6.95 0x0B7C TCONLCD Bus Gating Reset Register (Default Value: 0x0000_0000)

WACSU

Offset: 0x0B7C		who will will all the same of	Register Name: TCONLCD_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	1
			TCONLCD_RST
16	5 /14/		TCON LCD Reset
16	R/W	0x0	0: Assert
			1: DE-assert
15:1	/	/	
			TCONLCD_GATING
0	R/W	0x0	Gating Clock For TCON LCD
0			0: Mask
			1: Pass

408

3.2.6.96 0x0B80 TCONTV Clock Register (Default Value: 0x0000_0000)

Offset: 0)x0B80		Register Name: TCONTV_CLK_REG		
Bit	Read/Write	Default/Hex	Description		
			TCONTV_CLK_GATING		
			Gating Clock		
31	R/W	0x0	0: Clock is OFF		
		l	1: Clock is ON		
			TCONTV_CLK = Clock Source/M/N.		
30:27	/	/	/		
Who are	HYCOL	whycan wh	CLK_SRC_SEL ^{OT} MASE MASE MASE		
74	Mr.,	W. W.	Clock Source Select		
			000: PLL_VIDEO0(1X)		
26:24	R/W	0x0	001: PLL_VIDEO0(4X)		
20.24	Tty VV		010: PLL_VIDEO1(1X)		
			011: PLL_VIDEO1(4X)		
			100: PLL_PERI(2X)		
			101: PLL_AUDIO1(DIV2)		
23:10	/	/	/		

WAGO

25 %



Offset:	0x0B80		Register Name: TCONTV_CLK_REG
Bit	Read/Write	Default/Hex	Description
My.	M	The The	FACTOR_N ⁽¹⁾ W ⁽²⁾ W ⁽³⁾ W ⁽³⁾
			Factor N
9:8	R/W	0x0	00: 1
9.0	IN/ VV		01: 2
			10: 4
			11: 8
7:4	1	/	/ 10
		0x0	FACTOR_M
2.0	R/W		Factor M
3:0	IN/ VV		M= FACTOR_M +1
			FACTOR_M is from 0 to 15.

3.2.6.97 0x0B9C TCONTV Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0B9C			Register Name: TCONTV_BGR_REG		
Bit	Read/Write	Default/Hex	Description		
31:17	1	1	/		
			TCONTV_RST		
16	R/W	0x0	TCONTV Reset		
			0: Assert		
			1: De-assert		
15:1	/	1	/		
20	R/W	0x0 W	TCONTV_GATING.		
Marin Carl			Gating Clock For TCONTV		
U			0: Mask		
			1: Pass		

3.2.6.98 0x0BAC LVDS Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0BAC		Register Name: LVDS_BGR_REG
Bit	Bit Read/Write Default/Hex		Description
31:17	/	/	/



Offset	:: 0x0BAC		Register Name: LV	/DS_BGR_RI	EG .		
Bit	Read/Write	Default/Hex	Description	783.	783.	.car	183.
MA	No.	The The	LVDS0_RST	No.	illy	No.	My
16	16	0x0	LVDS0 Reset				
10	R/W		0: Assert				
			1: De-assert				
15:0	/	/	/		110		

3.2.6.99 0x0BB0 TVE Clock Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0BB0		Register Name: TVE_CLK_REG
Bit	Read/Write	Default/Hex	Description
Whitest	ntytet	White the	TVE_CLK_GATING Gating Clock MYCOT M
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			TVE_CLK = Clock Source/M/N.
30:27	1	1	
			CLK_SRC_SEL
			Clock Source Select
	26:24 R/W	0x0	000: PLL_VIDEO0(1X)
26:24			001: PLL_VIDEO0(4X)
20.24			010: PLL_VIDEO1(1X)
			011: PLL_VIDEO1(4X)
			100: PLL_PERI(2X)
Mycan	"HACULI	"HACSIL	101: PLL_AUDIO1(DIV2)
23:10	1		1
			FACTOR_N
			Factor N
9:8	R/W	0x0	00: 1
9.0	IV VV	UXU	01: 2
			10: 4
			11: 8
7:4	/	/	/



Offset	:: 0x0BB0		Register Name: TVE_CLK_REG				
Bit	Read/Write	Default/Hex	Description	763.	, cal	.c.al.	185.
My .	N. S.	in his	FACTOR_IM	M	il die	Mi	MA
3:0	.0	0.40	Factor M				
3.0	R/W	0x0	M= FACTOR_M +1				
			FACTOR M is from	0 to 15.			

3.2.6.100 0x0BBC TVE Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0	0x0BBC	64	Register Name: TVE_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	1	1
17	R/W	OxO with	TVE_RST TVE Reset Here "Hydred" "Hydred" "Hydred" 1: De-assert
16	R/W	0x0	TVE_TOP_RST TVE_TOP Reset 0: Assert 1: De-assert
15:2	1	1	
1	R/W	0x0	TVE_GATING Gating Clock For TVE 0: Mask 1: Pass
O O	nick ^{co}	0x0	TVE_TOP_GATING MAN
			1: Pass

Mycar

11458L

128



0x0BC0 TVD Clock Register (Default Value: 0x0000_0000) 3.2.6.101

Offset: ()x0BC0	while wh	Register Name: TVD_CLK_REG
Bit	Read/Write	Default/Hex	Description
			TVD_CLK_GATING
			Gating Special Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			TVD_CLK = Clock Source/M.
30:27	/	1	
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	000: HOSC
	19.00	OAO .	001: PLL_VIDEO0(1X)
hycan	"Hybrid	ally Call	010: PLL_VIDEO1(1X)
	n.	U, U,	011: PLL_PERI(1X)
23:5		/	
			FACTOR_M
4:0	R/W	0x0	Factor M
4.0	IV) VV	UXU	M= FACTOR_M +1
		rea. I	FACTOR_M is from 0 to 31.

0x0BDC TVD Bus Gating Reset Register (Default Value: 0x0000_0000) 3.2.6.102

Offset:	0x0BDC		Register Name: TVD_BGR_REG				
Bit	Read/Write	Default/Hex	Description &	ACSIL.	, wear	, wear	, wear
31:18	Valley.	n n	1 11 11		M,	M,	M.,
			TVD_RST				
17	R/W	0x0	TVD Reset				
17	K/ VV		0: Assert				
			1: De-assert				
		0x0	TVD_TOP_RST				
16	R/W		TVD_TOP Reset				
10	R/W		0: Assert				
			1: De-assert				
15:2	/	/	/				











Offset: 0x0BDC			Register Name: TVD_BGR_REG
Bit	Read/Write	Default/Hex	Description
all'y	NK3	Mr. Mr.	TVD_GATING WE WE WE
1	R/W	0x0	Gating Clock For TVD
1	K/ VV		0: Mask
			1: Pass
		0x0	TVD_TOP_GATING
0	R/W		Gating Clock For TVD_TOP
0	K/ VV		0: Mask
			1: Pass

3.2.6.103 Ox0BF0 LEDC Clock Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0BF0		Register Name: LEDC_CLK_REG
Bit	Read/Write	Default/Hex	Description
			LDEC_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
		1	1: Clock is ON
			LEDC_CLK = Clock Source/M/N.
30:25	1	1	
			CLK_SRC_SEL
24	R/W	0.40	Clock Source Select
24	K/VV	0x0	0: HOSC
			1: PLL_PERI(1X)
23:10	1 Which	MACOR	exer "hise "hise "hise "hise "hise
			FACTOR_N
			Factor N
9:8	R/W	0x0	00: 1
9.0	I I V V V	0.00	01: 2
			10: 4
			11: 8
7:4	/	/	/
			FACTOR_M
3:0	R/W	0x0	Factor M
3.0	IN/ VV	UXU	M= FACTOR_M +1
			FACTOR_M is from 0 to 15.



3.2.6.104 0x0BFC LEDC Bus Gating Reset Register (Default: 0x0000_0000)

Offset:	0x0BFC		Register Name: LEDC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	1
16	R/W	0x0	LEDC_RST LEDC Reset 0: Assert 1: De-assert
15:1	/	1	/
WASE OF THE PROPERTY OF THE PR	R/W call	0x0	LEDC_GATING Gating Clock For LEDC OF Mask I: Pass

3.2.6.105 0x0C04 CSI Clock Register (Default Value: 0x0000_0000)

Offset: 0x0C04			Register Name: CSI_CLK_REG
Bit	Read/Write	Default/Hex	Description
			CSI_CLK_GATING
			Gating Clock
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
MCSIC.	ucal.	wcal.	CSI_CLK = Clock Source/MS
30:27	Mills	M. M.	
			CLK_SRC_SEL
			Clock Source Select
26:24	R/W	0x0	000: PLL_PERI(2X)
			001: PLL_VIDEO0(2X)
			010: PLL_VIDEO1(2X)
23:4	/	1	/
	R/W	0x0	FACTOR_M
3:0			Factor M
3.0			M= FACTOR_M +1
			FACTOR_M is from 0 to 15.

Mr. Acst

,0

31



3.2.6.106 0x0C08 CSI Master Clock Register (Default Value: 0x0000_0000)

Offset: 0	0x0C08		Register Name: CSI_MASTER_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	CSI_MASTER_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON CSI_MASTER_CLK = Clock Source/M.
30:27	/	1	1
26:24	nifekar R/W	OxO W	CLK_SRC_SEL Clock Source Select 000: HOSC 001: PLL_PERI(1X) 010: PLL_VIDEO0(1X) 100: PLL_AUDIO1(DIV2) 101: PLL_AUDIO1(DIV5)
23:5	1	/	/
4:0	R/W	0x0	FACTOR_M Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

3.2.6.107 0x0C1C CSI Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0C1C		Register Name: CSI_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
		R/W 0x0	CSI_RST
16	D /\A/		CSI Reset
10	IV VV		0: Assert
		1: De-assert	
15:1	/	/	/

WHO

MyCal

2 my



Offset	:: 0x0C1C		Register Name: CSI_	_BGR_REG			
Bit	Read/Write	Default/Hex	Description	183.	TB2.	1832.	Jes.
N. J.	N/S	in Vin	CSI_GATING	N/S	in	No.	MA
	0 R/W	0x0	Gating Clock For CSI				
0		UXU	0: Mask				
			1: Pass	(

0x0C50 TPADC Clock Register (Default Value: 0x0000_0000) 3.2.6.108

Offset: 0	Offset: 0x0C50		Register Name: TPADC_CLK_REG
Bit	Read/Write	Default/Hex	Description
			TPADC_CLK_GATING
20	the	Car.	Gating Clock
m31	R/W	0x0	0: Clock is OFF "Hybridge" "Hybri
			1: Clock is ON
			TPADC_CLK = Clock Source.
30:27	1	1	1
			CLK_SRC_SEL
26:24	R/W	0x0	Clock Source Select
20.24	IV VV	OXO	000: HOSC
			001: PLL_AUDIO0(1X)
23:0	1		/ /

3.2.6.109 0x0C5C TPADC Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0C5C			Register Name: TPADC_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
		0x0	TPADC_RST
16	D /\A/		TPADC Reset
16 R/W	N/ VV		0: Assert
		1: De-assert	
15:1	/	/	/



Offset	: 0x0C5C		Register Name: TP	ADC_BGR_R	EG		
Bit	Read/Write	Default/Hex	Description	Taz.	782.	1832.	183.
all y	in	in his	TPADC_GATING	iks	ring.	NA THE	MA
	0 R/W	0x0	Gating Clock For TF	PADC			
0		UXU	0: Mask			\mathbf{Y}	
			1: Pass				

3.2.6.110 0x0C70 DSP Clock Register (Default Value: 0x0000_0000)

Offset: 0)x0C70	62	Register Name: DSP_CLK_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DSP_CLK_GATING Gating Clock 0: Clock is OFF 1: Clock is ON DSP_CLK = Clock Source/M.
30:27	1	1	1
26:24	R/W	0x0	CLK_SRC_SEL Clock Source Select 000: HOSC 001: CLK32K 010: CLK16M_RC 011: PLL_PERI(2X) 100: PLL_AUDIO1(DIV2)
23:5	/	1	/
4:0	R/W	nk _{Neger}	FACTOR_M. Factor M M= FACTOR_M +1 FACTOR_M is from 0 to 31.

3.2.6.111 0x0C7C DSP Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0C7C			Register Name: DSP_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/



Offset: 0	0x0C7C		Register Name: DSP_BGR_REG
Bit	Read/Write	Default/Hex	Description
	Mil	Mr Mr	DSP_DBG_RST W W W
18	R/W	0x0	DSP_DBG Reset
10	N/ VV	UXU	0: Assert
			1: De-assert
			DSP_CFG_RST
17	R/W	0x0	DSP_CFG Reset
17	N/ VV	UXU	0: Assert
			1: De-assert
		63	DSP_RST
16	R/W	0x0	DSP Reset
10	IV VV	OXO	0: Assert
			1: De-assert
15:2	/ with con	it it	the major major major major
			DSP_CFG_GATING
\	D /\A/	0.40	Gating Clock For DSP_CFG
1	R/W	0x0	0: Mask
			1: Pass
0	1	1	/

3.2.6.112 0x0D00 RISC-V Clock Register (Default Value: 0x0000_0000)

Offset: 0x0D00			Register Name: RISC-V_CLK_REG
Bit	Read/Write	Default/Hex	Description
31:27	/ wild Co.	Mycall M	of ander ander ander ander
			RISC-V_CLK_SEL
			Clock Source Select
			000: HOSC
			001: CLK32K
			010: CLK16M_RC
26:24	R/W	0x0	011: PLL_PERI(800M)
			100: PLL_PERI(1X)
			101: PLL_CPU
			110: PLL_AUDIO1(DIV2)
			RISC-V Clock = Clock Source/M.
			RISC-V_AXI Clock = RISC-V Clock/N.



Offset: 0x0D00			Register Name: RISC-V_CLK_REG
Bit	Read/Write	Default/Hex	Description
23:10	/sing	In The	I was men was men man
			RISC-V_AXI_DIV_CFG
			Factor N
9:8	R/W	0x1	N = FACTOR_N +1
9.8	Ny VV		FACTOR_N is from 1 to 3.
			Note: The clock division is lack of glitch switching and supports
			dynamic configuration.
7:5	/	/	
	R/W	0x0	RISC-V_DIV_CFG
4:0 R/W			Factor M
			M = FACTOR_M +1
		FACTOR_M is from 0 to 31.	

3.2.6.113 0x0D04 RISC-V GATING Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0D04			Register Name: RISC-V_GATING_REG	
Bit	Read/Write	Default/Hex	Description	
	24		RISC-V_GATING	
31		0.1	Gating Special Clock	
31 R/W	K/VV	0x1	0: Clock is OFF	
		1	1: Clock is ON	
30:16	1	1	/	
15:0	W	0x0	RISC-V_GATING_FIELD If RISC-V_gating_field == 16'h16AA, the bit 31 can be configured.	

3.2.6.114 0x0D0C RISC-V_CFG Bus Gating Reset Register (Default Value: 0x0000_0000)

Offset: 0x0D0C			Register Name: RISC-V_CFG_BGR_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
	R/W	0x0	RISC-V_CFG_RST
16			RISC-V Reset
10			0: Assert
			1: De-assert



~4C3	
~403	_
Ma	P.
100	

Offset:	0x0D0C		Register Name: RISC-V_CFG_BGR_REG
Bit	Read/Write	Default/Hex	Description & S
15:1	/while	No No	They was men men
0	R/W	0x0	RISC-V_CFG_GATING
			Gating Clock For RISC-V
			0: Mask
			1: Pass

3.2.6.115 0x0F04 PLL Lock Debug Control Register (Default Value: 0x0000_0000)

Offset: 0x0F04			Register Name: PLL_LOCK_DBG_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	OxO	PLL_LOCK_FLAG_EN Debug Enable 0: Disable 1: Enable
30:23	1	/	/
22:20	R/W	0x0	PLL_LOCK_FLAG_SEL Debug Select 000: PLL_CPUX 001: PLL_DDR 010: PLL_PERI(2X) 011: PLL_VIDEO0(4X)
	"Megl	nt night	100: PLL_VIDEO1(4X) 101: PLL_VE 110: PLL_AUDIO0 111: PLL_AUDIO1 Others: /
19:0	/	/	/

:MCSI



Offset: 0x0F08		My Sh	Register Name: FRE_DET_CTRL_REG
Bit	Read/Write	Default/Hex	Description
			ERROR_FLAG
31	R/W0C	0x0	Error Flag
31	1,7 1700	ONO	0: Write 0 to clear
			1: Error
30:9	1	/	
		0x2	DET_TIME
8:4	R/W		Detect Time
0.4	K/ W		Time=1/32k*(2^RegValue)
			RegValue is from 0 to 16.
3:2	1		
MACSIL	"Mishery"	il year	FRE_DET_IRO_EN
1	D /\A/	0x0	Frequence Detect IRQ Enable
1	R/W	UXU	0: Disable
			1: Enable
		0x0	FRE_DET_FUN_EN
0	R/W		Frequence Detect Function Enable
	R/W		0: Disable
			1: Enable

3.2.6.117 Ox0F0C Frequence Up Limit Register (Default Value: 0x0000_0000)

Offset:	0x0F0C	, wear	Register Name: FRE_UP_LIM_REG
Bit	Read/Write	Default/Hex	Description
31:0		0x0	FRE_UP_LIM
	R/W		Frequence Up Limit
			The value of the register must be an integral multiple of 32. The
			unit is kHz.







3.2.6.118 0x0F10 Frequence Down Limit Register (Default Value: 0x0000_0000)

Register Name: FRE_DOWN_LIM_REG

Bit Read/Write Default/Hex Description

FRE_DOWN_LIM
Frequence Down Limit
The value of the register must be an integral multiple of 32. The unit is kHz.

3.2.6.119 0x0F30 CCU FANOUT Clock Gate Register (Default Value: 0x0000_0000)

Offset: 0	0x0F30	-41	Register Name: CCU_FAN_GATE_REG
Bit	Read/Write	Default/Hex	Description
31:5	1,14021	Mest.	Ar Mage Mage Mage Mage
4	R/W	0x0	CLK32K_EN Gating for CLK32K 0: Clock is OFF 1: Clock is ON
3	R/W	0x0	CLK25M_EN Gating for CLK25M 0: Clock is OFF 1: Clock is ON
2	R/W	0x0	CLK16M_EN Gating for CLK16M 0: Clock is OFF 1: Clock is ON
1	R/W	0x0	CLK12M_EN Gating for CLK12M 0: Clock is OFF 1: Clock is ON
0	R/W	0x0	CLK24M_EN Gating for CLK24M 0: Clock is OFF 1: Clock is ON

in

114CSL



3.2.6.120 0x0F34 CLK27M FANOUT Register (Default Value: 0x0000_0000)

Offset: (Offset: 0x0F34		Register Name: CLK27M_FAN_REG
Bit	Read/Write	Default/Hex	Description
			CLK27M_EN
			Gating for CLK27M
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			SCLK = Clock Source/M/N.
30:26	/	/	
			CLK27M_SCR_SEL
			Clock Source Select
25:24	R/W	0x0	000: PLL_VIDEO0(1X)
	K/ VV		001: PLL_VIDEO1(1X)
WHICH	nt West		(010: / May May May
n.			011:/
23:10	1	1	
			CLK27M_DIV1
9:8	R/W		Factor N
9.0	K) VV	0x0	N= FACTOR_N +1.
			FACTOR_N is from 0 to 3.
7:5	1	1	
			CLK27M_DIV0
4:0	D/W	0.40	Factor M
4:0	R/W	0x0	M= FACTOR_M +1.
			FACTOR_M is from 0 to 31.

3.2.6.121 0x0F38 PCLK FANOUT Register (Default Value: 0x0000_0000)

Offset: 0x0F38			Register Name: PCLK_FAN_REG
Bit	Read/Write Default/Hex		Description
			PCLK_DIV_EN
			Gating for PCLK
31	R/W	0x0	0: Clock is OFF
			1: Clock is ON
			PCLK = APB0_CLK/M.
30:5	/	/	/



Offset: 0x0F38			Register Name: PC	CLK_FAN_RE	G		
Bit	Read/Write	Default/Hex	Description	783.	183.	783.	JR3.
all I	in	in his	PCLK_DIV	M	illy	Mi	My
4:0	R/W	0x0	Factor M				
	K/ VV		M= FACTOR_M +1				
			FACTOR_M is from	0 to 31.			

3.2.6.122 0x0F3C CCU FANOUT Register (Default Value: 0x0000_0000)

Offset: 0	0x0F3C	64	Register Name: CCU_FAN_REG
Bit	Read/Write	Default/Hex	Description
31:27	1	1	1
26:24	R/W	0x0	Reserved
MUS	MA	The The	CLK_FANOUT2_EN with with with
23	R/W	0x0	Gating for CLK_FANOUT2
23	3,717	ONO	0: Clock is OFF
			1: Clock is ON
			CLK_FANOUT1_EN
22	R/W	0v0	Gating for CLK_FANOUT1
22	K/VV	0x0	0: Clock is OFF
			1: Clock is ON
		0x0	CLK_FANOUTO_EN
21	D /\A/		Gating for CLK_FANOUT0
21	21 R/W		0: Clock is OFF
			1: Clock is ON
20:18	1 My Con	Megal W	A THICK THICK THICK
17:9	R/W	0x0	Reserved
			CLK_FANOUT2_SEL
			000:CLK32K (From PLL_PERI(2X))
			001:CLK12M (From DCXO/2)
			010:CLK16M (From PLL_PERI(2X))
8:6	R/W	0x0	011:CLK24M (From DCXO)
0.0	K/ VV	OXO	100:CLK25M (From PLL_PERI(1X))
			101:CLK27M
			110:PCLK
			CLK_FANOUT2 can be selected to output from the above seven
			sources.



Offset: 0)x0F3C		Register Name: CCU_FAN_REG
Bit	Read/Write	Default/Hex	Description
all?	Mes and a second	The May	CLK_FANOUT1_SEL WE
			000:CLK32K (From PLL_PERI(2X))
			001:CLK12M (From DCXO/2)
			010:CLK16M (From PLL_PERI(2X))
5:3	R/W	0x0	011:CLK24M (From DCXO)
3.3	14, 44	UXU	100:CLK25M (From PLL_PERI(1X))
			101:CLK27M
			110:PCLK
			CLK_FANOUT1 can be selected to output from the above seven
			sources.
			CLK_FANOUTO_SEL
	nifection R/W	OxO	000:CLK32K (From PLL_PERI(2X))
Mean			001:CLK12M(From DCXQ)
<i>b.</i>			010:CLK16M (From PLL_PERI(2X))
2:0			011:CLK24M (From DCXO)
2.0	.,		100:CLK25M (From PLL_PERI(1X))
			101:CLK27M
			110:PCLK
			CLK_FANOUT0 can be selected to output from the above seven
			sources.

deel "theel "theel "theel "theel "theel "theel "theel "theel "theel "theel



3.3 BROM System

3.3.1 Overview

The system has several ways to boot. It has an integrated on-chip Boot ROM (BROM) that is considered the primary program-loader. On the startup process, the D1 starts to fetch the first instruction from address 0x0, where is the BROM located at.

The BROM system is divided into two parts: the firmware exchange launch (FEL) module and the Medium Boot module. FEL is responsible for writing the external data to the local NVM, and Medium Boot is responsible for loading an effective and legitimate BOOT0 from NVM and running.

The BROM system includes the following features:

- Supports CPU0 boot process
- Supports mandatory upgrade process through USB and SD card
- Supports GPIO pin and eFuse to select the boot media type

3.3.2 Functional Description

BROM configurations mainly include selecting the brom type, boot medium, boot mode, and fast boot process.

3.3.2.1 Selecting the Brom Type

On startup, the SOC will read the state of BROM_SELET, according to the state of BROM_MODE to decide whether the way to select the kind of BROM to boot.

Table 3-4 BOOT_Process Setting


BOOT_SELET[1:0]	BROM Process Type	
00	Master-slave	
01	R_BROM	
10	Reserved	
11	Reserved	

If the state of the BOOT_SELECT is 01, the R_BROM type is choosed.





Figure 3-5 R_BROM Process



Selecting the Boot Medium

The BROM system supports the following boot media:

- SD card
- eMMC
- SPI NOR FLASH
- SPI NAND FLASH

There are two ways to select the boot medium: GPIO Pin Select and eFuse Select. On startup, the BROM will read the state of BOOT_MODE and decide which way to select the type of boot medium. The BROM_SELET is the bits in the eFuse mapping.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



The following table shows BOOT_MODE Setting.

Table 3-5 BOOT_MODE Setting

BOOT_MODE	Boot_Select Type	
0	GPIO boot select, indicates that the boot medium is decided by the value of the GPIO pin.	
1	eFuse boot select, indicates that the boot medium is decided by the value of the eFuse type.	

GPIO Boot Select

If the state of the BOOT_MODE is 0, the boot medium is decided by the value of the GPIO pin. The following table shows the boot medium priority. The boot medium priority describes the possibility that each medium to be selected as the boot medium. The BROM reads the boot0 of the medium with the highest priority first. If the medium does not exist or has any problems, the BROM will try the next medium. Otherwise, the medium will be selected as the boot medium.

Table 3-6 GPIO Boot Select Configuration

Pin_Boot_Select[1:0]	Boot Medium Priority
00	SMHC0->EMMC2_USR->EMMC2_BOOT->other media
01	SMHC0->SPI NOR->other media
10	SMHC0->SPI NAND->other media
11	SMHC0->EMMC2_BOOT->EMMC2_USR->other media

eFuse Boot Select

If the state of the BOOT_MODE is 1, the boot medium is decided by the value of eFuse_Boot_Select_Cfg. The eFuse_Boot_Select_Cfg is divided into 4 groups and each group is 3-bit. The following table shows the groups of eFUSE_Boot_Select.

Table 3-7 Groups of eFuse Boot Select

eFuse_Boot_Select_Cfg[11:0]	Group
eFuse_Boot_Select_Cfg[2:0]	eFuse_Boot_Select_1
eFuse_Boot_Select_Cfg[5:3]	eFuse_Boot_Select_2
eFuse_Boot_Select_Cfg[8:6]	eFuse_Boot_Select_3
eFuse_Boot_Select_Cfg[11:9]	eFuse_Boot_Select_4

The four groups take effect with the following priority:

eFuse_Boot_Select_1 -> eFuse_Boot_Select_2 -> eFuse_Boot_Select_3 -> eFuse_Boot_Select_4



For example, eFuse_Boot_Select_2 will not take effect unless eFuse_Boot_Select_1 is set as 0x111, eFuse_Boot_Select_3 will not take effect unless eFuse_Boot_Select_2 is set as 0x111, and so on.

The following table shows the boot medium priority for the different values of eFuse_Boot_Select_n, where n = [4:1]. The eFuse_Boot_Select_1 to eFuse_Boot_Select_3 are the same setting. But for eFuse_Boot_Select_4, if its value is 0x111, the BROM will select the boot medium in the Try mode. The BROM in the Try mode follows the order below to select the boot medium:

SMHC0 -> SPI NOR -> SPI NAND -> SMHC2

Table 3-8 eFuse Boot Select Setting

eFuse_Boot_Select_n	Boot Medium Priority		
000	Select the boot medium in Try mode.		
001	Reserved		
1010 HHE	SHMG24CT MYCE MYCE MYCE MYCE		
011	SPI NOR		
100	SPI NAND		
101	Reserved		
110	Reserved		
	When n is 1 to 3:		
111	The boot medium is decided by the value of eFuse_Boot_Select_(n + 1).		
111	When n is 4:		
	Select the boot medium in Try mode.		

3.3.2.3 Selecting the Boot Mode

The system only supports normal BROM mode.


In Normal BROM Mode, the system boot starts from CPU0, and then the BROM will read the state of the FEL pin. If the FEL pin is high, the system will jump to the fast boot process. If it is low, the system will jump to the mandatory upgrade process.

MOTE

D1 only supports CPU0 boot branch.



The following figure shows the boot process in Normal BROM Mode.




CPU0 Hotplug Process

The Hotplug Flag determines whether the system will do Hotplug boot, if the CPU Hotplug Flag value is equal to 0xFA50392F, then read the Soft Entry Register and the system will jump to the Soft Entry Address. The following figure shows the CPU0 Hotplug Process.



Figure 3-7 CPU0 Hotplug Process Diagram



Mandatory Upgrade Process

If the FEL pin is detected to pull low, the system will jump to the mandatory upgrade process. The following figure shows the mandatory upgrade process.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.








- The FEL address of the Normal BROM is 0x20.
- The FEL address of the Secure BROM is 0x64.
- The status of the FEL pin is the bit[8] of the SYSCTRL_REG (0x03000024).

FEL Process

When the system chooses to enter the Mandatory Upgrade Process, the system will jump to the FEL process. The following figure shows the FEL upgrade process.



Figure 3-9 USB FEL Process



3.3.2.4 Fast Boot Process

If the value of the Fast Boot register (0x07090120) in RTC module is not zero, the system will enter the Fast Boot Process. The following table shows the boot medium priority for different values of the Fast Boot register.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

150 _MN



Table 3-9 Fast Boot Select Setting

	0
	~.O.,
	~
11/1	3
110	

Reg_bit[31:28]	Boot Medium Priority & Solution Solutio
	Try process
2	SMHC0->EMMC2_USER->EMMC2_BOOT->Other media
3	SMHC0->SPI NOR->Other media
4	SMHC0->SPI NAND->Other media
5	EMMC2_BOOT->EMMC2_USER->Other media
6	SMHC0->Try process
7	SMHC0->Try process

NOTE

- The bit[28:0] of Fast Boot register is used to record the media information.
- The try process is SMHC0->SPI NOR->SPI NAND->EMMC2_USER->EMMC2_BOOT.

MYCS







3.4 System Configuration

3.4.1 Overview

The system configuration module is used to configure parameters for system domain.

3.4.2 Register List

Module Name	Base Address
SYS_CFG	0x03000000

Register Name	Offset	Description
DSP_BOOT_RAMMAP_REG	0x0008	DSP Boot SRAM Remap Control Register
VER_REG NY NY	0x0024	Wersion Register
EMAC_EPHY_CLK_REGO	0x0030	EMAC-EPHY Clock Register 0
SYS_LDO_CTRL_REG	0x0150	System LDO Control Register
RESCAL_CTRL_REG	0x0160	Resistor Calibration Control Register
RES240_CTRL_REG	0x0168	240ohms Resistor Manual Control Register
RESCAL_STATUS_REG	0x016C	Resistor Calibration Status Register

3.4.3 Register Description

3.4.3.1 0x0008 DSP Boot SRAM Remap Register (Default Value: 0x0000_0001)

Offset: 0x0008		My So	Register Name: DSP_BQOT_RAMMAP_REG
Bit Read/Write Default/Hex Description		Default/Hex	Description
31:1	/	/	/
		0x1	DSP BOOT SRAM REMAP ENABLE
0	R/W		0: DSP 128K Local SRAM Remap for DSP_SYS
0	n/ vv		1: DSP 128K Local SRAM Remap for System Boot
			After system boots up, this bit must be set to 0 before using DSP.



3.4.3.2 0x0024 Version Register (Default Value: UDF)

Offset:	0x0024	whycar why	Register Name: VER_REG
Bit	Read/Write	Default/Hex	Description
31:13	/	1	1
12:11	R	UDF	BOOT_SEL_PAD_STA The value of this bit decides the priority order for each medium type to be selected as the boot media.
10:9	/	/	1
8	R	UDF	FEL_SEL_PAD_STA Fel_Select_Pin_Status 0: Run_FEL 1: Try Media Boot
7:0			

3.4.3.3 0x0030 EMAC-EPHY Clock Register 0 (Default Value: 0x0005_8000)

Offset: 0x0030			Register Name: EMAC_EPHY_CLK_REG0	
Bit	Read/Write	Default/Hex	Description	
31:28	R/W	0x0	BPS_EFUSE	
27	R/W	0x0	XMII_SEL 0: Internal SMI and MII 1: External SMI and MII	
26:25	R/W	0x0	Operation Mode Selection Oi: Normal Mode O1: Simulation Mode 10: AFE Test Mode 11: Reserved	
24:20	R/W	0x0	PHY_ADDR PHY Address	
19	R/W	0x0	Reserved	
18	R/W	0x1	CLK_SEL 0: 25 MHz 1: 24 MHz	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	Offset: 0x0030		Register Name: EMAC_EPHY_CLK_REG0
Bit	Read/Write	Default/Hex	Description
My	nk3	in the	LED_POL MAN
17	R/W	0x0	0: High active
			1: Low active
			SHUTDOWN
16	R/W	0x1	0: Power up
			1: Shut down
			PHY_SELECT
15	R/W	0x1	0: External PHY
		CY	1: Internal PHY
14	/	1	/
			RMII_EN
.call	185	Can	0: Disable RMII Module
13 X	R/W	0x0	1: Enable RMII Module M
\			This bit is prior to bit[2]. When this bit is asserted, the MII and
			RGMII interfaces will be both disabled.
12:10	R/W	0x0	ETXDC
			Configure EMAC Transmit Clock Delay Chain
9:5	R/W	0x0	ERXDC
			Configure EMAC Receive Clock Delay Chain
			ERXIE
4	R/W	0x0	Enable EMAC Receive Clock Invertor
			0: Disabled
			1: Enabled
Sel	EST.	285	ETXIE
1/3	R/W	0x0 3	Enable EMAC Transmit Clock Invertor
			0: Disabled
			1: Enabled
			EPIT
2	R/W	0x0	EMAC PHY Interface Type
			0: MII
			1: RGMII

1031

M,



Offset: 0x0030			Register Name: EMAC_EPHY_CLK_REG0
Bit	Read/Write	Default/Hex	Description
My.	Kilin	ing,	ETCS ME ME ME ME
	1:0 R/W		EMAC Transmit Clock Source
1:0		0x0	00: Transmit clock source for MII
1.0		UXU	01: External transmit clock source for GMII and RGMII
			10: Internal transmit clock source for GMII and RGMII
			11: Reserved

3.4.3.4 0x0150 System LDO Control Register (Default Value: 0x0000_0E0F)

Offset:	Offset: 0x0150		Register Name: SYS_LDO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x0	Reserved spare register
23:22		1	1
21	R/W	0x0	reserved
20	R/W	0x0	reserved
19:18	1	1	/
17	R/W	0x0	reserved
16	R/W	0x0	reserved
15:8	ningen	OxE	LDOB_TRIM LDOB Trimming Adjust LDOB output, only the low 6-bit is used. 000000:1.167 000001:1.18 000010:1.193 000011:1.207 000100:1.22 000101:1.247 000111:1.260 001000:1.273 001001:1.387 001010:1.3
			001011:1.313
			001100:1.327

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0150		Register Name: SYS_LDO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
(3)	ME THE	Mrs. "	001101:1.340
			001110:1.353 (default)
			001111:1.367
			010000:1.38
			010001:1.393
			010010:1.407
			010011:1.42
			010100:1.433
			010101:1.447
			010110:1.46
			010111:1.473
			011000:1.487
Mean	Hear	Mean	011001:1.5 S
	Au.	<i>u</i> , ,	011010:1.513
			011011:1.527
			011100:1.54
			011101:1.553
			011110:1.567
		PR0. 1	011111:1.58
			100000:1.593
			100001:1.607
			100010:1.627
			100011:1.64
			100100:1.653
UACSIL	- all	cal.	100101:1.667 100110:1.680
UND	MACSI	whycar	100110:1.680 Market Mar
			101001:1.707
			101001:1.720
			101001:1.720
			101011:1.747
			101100:1.76
			101101:1.773
			101110:1.787
			101111:1.8
			110000:1.813

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



	Offset: 0x0150			Register Name: SYS_LDO_CTRL_REG
.car	Bit	Read/Write	Default/Hex	Description &
MH SCALL	M. S.	MA	in the	110010:1.84
				110011:1.853
				110100:1.867
				110101:1.88
				110110:1.893
				110111:1.907
				111000:1.92
				111001:1.933
				111010:1.947
				111011:1.96
				111100:1.973
				111101:1.987
My Car	nycan	ulty63lf	altycath	111110:2 (c) (H)(c) (H)
7,		4,	4	111111.2.015
				LDOA_TIM.
				LDOA Trimming
				Adjust LDOA output, only the low 5-bit is used.
				00000:1.593
				00001:1.607
				00010:1.627 00011:1.64
				0010:1.653
				00101:1.667
				00110:1.680
				00111:1 602
Mry Car	Ø:\$	R/W	0×F	01000:1.707 Carl Milest
71, 1	11	M.	MILL	01001:1.720
				01010:1.733
				01011:1.747
				01100:1.76
				01101:1.773
				01110:1.787
				01111:1.8 (default)
				10000:1.813
				10001:1.827
				10010:1.84
				10011:1.853



Offset	t: 0x0150		Register Name: SYS_LDO_CTRL_REG
Bit	Read/Write	Default/Hex	Description & A
all I	My	Mrs. "	10100:1.867 107 107 107 107
			10101:1.88
			10110:1.893
			10111:1.907
			11000:1.92
			11001:1.933
			11010:1.947
			11011:1.96
			11100:1.973
		CX	11101:1.987
			11110:2
			11111:2.013

3.4.3.5 0x0160 Resistor Calibration Control Register (Default Value: 0x0033_0003)

Offset:	Offset: 0x0160		Register Name: RESCAL_CTRL_REG	
Bit	Read/Write	Default/Hex	Description	
31:25	1	1	1	
24	R/W	0x0	Reserved	
23:22	1	1	1	
21:16	R/W	0x33	Reserved	
15:9	/	/	/	
18	R/W	0x0 ·	DDR_RES240_Trimming_SEL 240ohms Resistor Trimming Source Select 0: Trimming value from RESCAL 1: Trimming value from RES240_TRIM	
7:3	/	/	/	
2	R/W	0x0	RESCAL_MODE RESCAL Calibration Mode Select 0: Auto Calibration 1: Reserved	
1	R/W	0x1	CAL_ANA_EN. Calibration Circuits Analog Enable 0: Disable 1: Enable	



Offse	t: 0x0160		Register Name: RESCAL_	_CTRL_REC	3		
Bit	Read/Write	Default/Hex	Description	Call .	783.	783.	Ts.
all I	JU.	illy "	CAL_EN M	4	No.	M	illy
	5 /14	/W 0x1	Auto Calibration Enable				
0	R/W		0: Disable				
			1: Enable				

3.4.3.6 0x0168 240ohms Resistor Manual Control Register (Default Value: 0x0000_0033)

Offset: 0x0168			Register Name: RES240_CTRL_R	EG
Bit	Read/Write	Default/Hex	Description	
31:6	/	1	1	
5:0	R/Wycar	0x33	DDR_RES240_TRIM 240ohms Resistor trimming bit	Miles Miles Miles

3.4.3.7 0x016C Resistor Calibration Status Register (Default Value: 0x0000_0000)

Offset: 0x016C			Register Name: RESCAL_STATUS_REG		
Bit	Read/Write	Default/Hex	Description		
31:9	1	1	1		
8	RO	0x0	COUT Calibration Circuits Analog Compare Output		
7:6	/	1	/		
5:0	RONNER	0*0°81	RES_CAL_DO RESults Output		

1031



3.5 RISC-V System

3.5.1 Overview

The RISC-V system includes RISC-V IP core and related peripheral devices (RISCV_CFG, RISCV_TIMESTAMP, Watchdog, PSENSOR, MSGBOX, BROM, and so on), which are interconnected by BUS Matrix.

The RISC-V system has the following features:

- RISC-V 64GCV instruction architecture
- The 5-level single engine executes the pipeline in sequence
- Instruction and data cache of the first level Harvard, 32 KB I-cache + 32 KB D-cache, 64 B cacheline
- Instruction high-cache can configure parity, and data high-cache can configure ECC or parity
- Two-level TLB memory management unit to realize the virtual-real address translation and memory management

 management
- Hardware automatic detection
- Supports AXI4.0 128-bit master interface
- Supports core-internal interrupt (CLINT) and interrupt controller (PLIC)
- Floating-point process unit
- Vector execution unit


3.5.2 Block Diagram

The following figure shows the block diagram of RISC-V system.

Mariet "Haret "Haret



Figure 3-10 RISC-V System Block Diagram



Module Name	Base Address
RISCV_CFG	0x06010000

Register Name	Offset	Description
RISCV_STA_ADD0_REG	0x0004	RISCV Start Address0 Register
RISCV_STA_ADD1_REG	0x0008	RISCV Start Address1 Register
RF1P_CFG_REG	0x0010	RF1P Configuration Register
ROM_CFG_REG	0x001C	ROM Configuration Register
WAKEUP_EN_REG	0x0020	Wakeup Enable Register



Register Name	Offset	Description
WAKEUP_MASKO_REG	0x0024	Wakeup Mask0 Register
WAKEUP_MASK1_REG	0x0028	Wakeup Mask1 Register
WAKEUP_MASK2_REG	0x002C	Wakeup Mask2 Register
WAKEUP_MASK3_REG	0x0030	Wakeup Mask3 Register
WAKEUP_MASK4_REG	0x0034	Wakeup Mask4 Register
TS_TMODE_SEL_REG	0x0040	Timestamp Test Mode Select Register
SRAM_ADDR_TWIST_REG	0x0044	SRAM Address Twist Register
WORK_MODE_REG	0x0048	Work Mode Register
RETITE_PCO_REG	0x0050	Retire PCO Register
RETITE_PC1_REG	0x0054	Retire PC1 Register
IRQ_MODE0_REG	0x0060	IRQ Mode0 Register
IRQ_MODE1_REG	0x0064	IRQ Mode1 Register
RQ_MODE2_REG	0x0068	JRQ Mode2 Register
IRQ_MODE3_REG	0x006C	IRQ Mode3 Register
IRQ_MODE4_REG	0x0070	IRQ Mode4 Register
RISCV_AXI_PMU_CTRL	0x0104	RISCV AXI PMU Control Register
RISCV_AXI_PMU_PRD	0x0108	RISCV AXI PMU Period Register
RISCV_AXI_PMU_LAT_RD	0x010C	RISCV AXI PMU Read Latency Register
RISCV_AXI_PMU_LAT_WR	0x0110	RISCV AXI PMU Write Latency Register
RISCV_AXI_PMU_REQ_RD	0x0114	RISCV AXI PMU Read Request Register
RISCV_AXI_PMU_REQ_WR	0x0118	RISCV AXI PMU Write Request Register
RISCV_AXI_PMU_BW_RD	0x011C	RISCV AXI PMU Read Bandwidth Register
RISCV_AXI_PMU_BW_WR	0x0120	RISCV AXI PMU Write Bandwidth Register

3.5.4 Register Description

3.5.4.1 0x0004 RISCV Start Address0 Register (Default Value: 0x0000_0000)

The 0x0004 register and 0x0008 register are grouped into a 40-bit address which is the running PC address after RISCV releases reset. Before releasing reset, this register should be configured. This register does support dynamic configuration.



Offset: 0x0004			Register Name: RISCV_STA_ADD0_REG					
Bit	Read/Write	Default/Hex	Description	Tess.	183.	Jess.	. S.	
all?	N/3	NA	STA_ADD_L	iks	illy	lin,	MA	
31:0	R/W	0x00000000	Start Address Low 32-bit					
			The bit0 is fixed as 0	and can not	be written.			

3.5.4.2 0x0008 RISCV Start Address1 Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: RISCV_STA_ADD1_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	1	V
7:0	R/W	0x00	STA_ADD_H
7:0 R/	N/ W	UXUU	Start Address High 8-bit.

3.5.4.3 0x0010 RF1P Configuration Register (Default Value: 0x0000_0013)

Offset	Offset: 0x0010		Register Name: RF1P_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:8	1	1	
7:0	D /\A/	0v12	RF1P_CFG
7.0	R/W	0x13	RF1P Configuration

3.5.4.4 0x001C ROM Configuration Register (Default Value: 0x0000_0002)

Offset: 0x001C			Register Name: ROM_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x02	ROM_CFG ROM Configuration



3.5.4.5 0x0020 Wakeup Enable Register (Default Value: 0x0000_0000)

Offse	t: 0x0020	whycar	Register Name: WAKEUP_EN_REG	Mycall	whycali	Mr. Acal.
Bit	Read/Write	Default/Hex	Description			
31:1	/	/	/			
0	R/W	0x0	WP_EN Wakeup Enable	\C		

3.5.4.6 0x0024 Wakeup Mask0 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1.

Offset: 0x0024			Register Name: WAKEUP MASKO_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x00000000	WP_MASK0
31.0	N/ VV	0x00000000	Wakeup Mask0

3.5.4.7 0x0028 Wakeup Mask1 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1.

Offset: 0x0028			Register Name: WAKEUP_MASK1_REG				
Bit	Read/Write	Default/Hex	Description	Why was a second	Miles	all de la	of the
31:0	R/W	0x00000000	WP_MASK1				
31.0	IX/ VV	0.000000000	Wakeup Mask1				

3.5.4.8 0x002C Wakeup Mask2 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1.



Offset: 0x002C			Register Name: WAKEUP_MASK2_REG				
Bit	Read/Write	Default/Hex	Description	783.	782.	782.	. S. J. S. J
31:0	R/W	0,00000000	WP_MASK2	ing	ring.	riles.	MA
31.0	K/VV	0x00000000	Wakeup Mask2				

3.5.4.9 0x0030 Wakeup Mask3 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1.

Offset: 0x0030			Register Name: WAKEUP_MASK3_REG				
Bit	Read/Write	Default/Hex	Description				
31:0	R/War	0x0000000	WP_MASK3 Wakeup Mask3	WILL SOLL	altycalt	whycan	Whytean

3.5.4.10 0x0034 Wakeup Mask4 Register (Default Value: 0x0000_0000)

The 0x0024 to 0x0034 registers corresponds to the wakeup enable bits of 160 interrupts. These wakeup enable bits are disabled by default. When some interrupt needs to be waken-up, the corresponding bit needs to be set to 1.

Offset: 0x0034			Register Name: WAK	EUP_MASK4	_REG		
Bit	Read/Write	Default/Hex	Description				
21.0	D /M	000000000	WP_MASK4				
31:0	R/W	0x00000000	Wakeup Mask4	Mean	Mest	Mean	Mest

3.5.4.11 0x0040 Timestamp Test Mode Select Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: TS_TMODE_SEL_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
	R/W	0x0	TS_TEST_MODE_EN
0			Timestamp Test Mode Enable
0			0: Normal Mode
			1: Test Mode



3.5.4.12 0x0044 SRAM Address Twist Register (Default Value, 0x0000_0000)

Car	MINGST	WHYCO
-----	--------	-------

Offset: 0x0044			Register Name: SRAM_ADDR_TWIST_REG
Bit	Read/Write	Default/Hex	Description
			SRAM_TS_KF
31:16	W	UDF	SRAM Twist Keyfield
			The bit 0 can be written only if this key field is written by 0x16AA.
15:1	/	/	1
			SRAM_ADDR_TS_FG.
		CX	SRAM Address Twist Flag.
		7/	When this bit is set up, the RISCV_BROM area would become
0	R/W	0x0	invisible, and the start address of SRAM A1 would be twisted into
vical.	1835	ican	0x0, the original start address of SRAM A1 is 0x0002 0000. After
MAG	WAS	My My	the address has been twisted, RISCV reads data from 0x0002000
			to 0x0002ffff as same as from 0x0 to 0xffff.

3.5.4.13 0x0048 Work Mode Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: WORK_MODE_REG	
Bit	Read/Write	Default/Hex	Description	
31:2	/	1	/ /	
	R whycar	0x0	WM_STA	
			Work Mode Status	
1.0			00: Normal Mode	
1:0			01: Low Power Mode Wag Mag Mag Mag	
			10: Debug Mode	
			11: Reserved	

3.5.4.14 0x0050 Retire PC0 Register (Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: RETITE_PC0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RT_PC_L
			Retire PC[31:0]
			It indicates the current retiring instruction PC[31:0].

w Ca

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.5.4.15 0x0054 Retire PC1 Register (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: RETITE_PC1_REG
Bit	Read/Write	Default/Hex	Description
31	R	0x0	RT_SIG Retire Signal 0: The current period has not the retired instruction 1: The current period has the retired instruction
30:8	/	1	/
7:0	R	0x0	RT_PC_H Retire PC[39:31] It indicates the current retiring instruction PC[39:31].

3.5.4.16 0x0060 IRQ Mode0 Register (Default Value: 0x0000_0000)

Offset: 0x0060			Register Name: IRQ_MODE0_REG
Bit	Read/Write	Default/Hex	Description
	R/W	0x00000000	IRQ_MD0
21.0			IRQ Mode0
31:0			0: High-level trigger
			1: Rising edge trigger

3.5.4.17 0x0064 IRQ Mode1 Register (Default Value: 0x0000_0000)

Offset: 0x0064			Register Name: IRQ_MODE1_REG
Bit	Read/Write	Default/Hex	Description
	R/W	0x00000000	IRQ_MD1
31:0			IRQ Mode1
31.0			0: High-level trigger
			1: Rising edge trigger



3.5.4.18 0x0068 IRQ Mode2 Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0068		Register Name: IRQ_MODE2_REG
Bit	Read/Write	Default/Hex	Description
			IRQ_MD2
21.0	31:0 R/W 0x0000000	020000000	IRQ Mode2
31.0		000000000	0: High-level trigger
			1: Rising edge trigger

3.5.4.19 0x006C IRQ Mode3 Register (Default Value: 0x0000_0000)

Offset	Offset: 0x006C		Register Name: IRQ_MODE3_REG
Bit	Read/Write	Default/Hex	Description
Wy Car	nityesii.	vil year	IRO_MD3 INGER INGER INGER INGER
31:0	R/W	0x00000000	IRQ Mode3
		0.0000000	0: High-level trigger
			1: Rising edge trigger

3.5.4.20 0x0070 IRQ Mode4 Register (Default Value: 0x0000_0000)

Offset: 0x0070		Register Name: IRQ_M	ODE4_REG	ì			
Bit	Read/Write	Default/Hex	Description				
	,		IRQ_MD4				
21.0	D /\A/	0,00000000	IRQ Mode4				
31:0	R/W	0x00000000	0: High-level trigger 1: Rising edge trigger	Mycan	Myest	MASSE	WHIST

3.5.4.21 0x0104 RISCV AXI PMU Control Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0104		Register Name: RISCV_AXI_PMU_CTRL
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Mesi							
1/08/							
~4C,0	7	3					
2/0		0	ď				
100) .	\	J			
			١.	V	C	3	

Offse	t: 0x0104		Register Name: RISCV_AXI_PMU_CTRL
Bit	Read/Write	Default/Hex	Description
	M	NA	PMU_CLR MAN MAN MAN MAN MAN
1	4 1440	0.0	PMU Clear
1	WC	0x0	0: No operation
			1: PMU cleared
			PMU_EN
0 R/W	D /\A/	0x0	PMU Enable
	n/ vv	UXU	0: PMU disabled
			1: PMU enabled

3.5.4.22 0x0108 RISCV AXI PMU Period Register (Default Value: 0x0000_0000)

Offset: 0x0108		Whyter	Register Name: RISCV_AXI_PMU_PRD
Bit	Read/Write	Default/Hex	Description
			PRD
31:0	R/W	0x0	Monitor period
			Suggest that the field is in units of 1 us (1 ms).

3.5.4.23 0x010C RISCV AXI PMU Read Latency Register (Default Value: 0x0000_0000)

Offse	Offset: 0x10C		Register Name: RISCV_AXI_PMU_LAT_RD
Bit	Read/Write	Default/Hex	Description
31:0	R NITYEST	0x0 car	LAT_RD Monitor the total latency of read-channel durning period

3.5.4.24 0x0110 RISCV AXI PMU Write Latency Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0110		Register Name: RISCV_AXI_PMU_LAT_WR
Bit	Read/Write	Default/Hex	Description
31:0	D	0.0	LAT_WR
31.0		Monitor the total latency of write-channel durning period	



3.5.4.25 0x0114 RISCV AXI PMU Read Request Register (Default Value: 0x0000_0000)

Offset: 0x0114		whycar	Register Name: RISCV_AXI_PMU_REQ_RD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	REQ_RD Monitor the total command numbers of read-channel durning period

3.5.4.26 0x0118 RISCV AXI PMU Write Request Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0118		Register Name: RISCV_AXI_PMU_REQ_WR
Bit	Read/Write	Default/Hex	Description
31:0	R whytelf	0x0	REQ_WR Monitor the total command numbers of write-channel durning period

3.5.4.27 0x011C RISCV AXI PMU Read Bandwidth Register (Default Value: 0x0000_0000)

Offset: 0x011C			Register Name: RISCV_AXI_PMU_BW_RD
Bit	Read/Write	Default/Hex	Description
21:0	31:0 R 0x0	0.0	BW_RD
31.0		UXU	Monitor the total data (KB) of read-channel durning period

3.5.4.28 0x0120 RISCV AXI PMU Write Bandwidth Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0120		Register Name: RISCV_AXI_PMU_BW_WR
Bit	it Read/Write Default/Hex		Description
31:0	D	D 0.0	BW_WR
31.0	:0 R 0x0	Monitor the total data (KB) of write-channel durning period	



3.6 Timer

3.6.1 Overview

The timer module implements the timing and counting functions. The timer module includes timer0, timer1, watchdog and audio video synchronization (AVS).

The timer0 and timer1 are completely consistent. The main features for timer0 and timer1 are as follows:

- Alternative count clock: LOSC or OSC24M. The LOSC can be either the internal or external low-frequency clock, and the external one has more accuracy
- Supports 8 prescale factors
- Programmable 32-bit down timer
- Supports two timing modes: periodic mode and single counting mode
- Generates an interrupt when the count is decreased to 0

The watchdog is used to transmit a reset signal to reset the entire system when an exception occurs in the system. The main features for the watchdog are as follows:

- Single clock source: OSC24M/750
- Supports 12 initial values
- Supports the generation of timeout interrupts
- Supports the generation of reset signals
- Supports Watchdog Restart

The AVS is used to synchronize the audio and video. The AVS module includes AVS0 and AVS1, which are completely consistent. The main features for the AVS are as follows:

- Single clock source: OSC24M
- Programmable 33-bit up timer
- Supports updating the initial value anytime
- 12-bit frequency divider factor
- Supports Pause/Start function






MACO



3.6.2 Block Diagram

The following figure shows the functional block diagram of the timer module.

Figure 3-11 Timer Block Diagram



The watchdog, timer (including timer0 and timer1), and AVS are all mounted at the APBO bus. The system configures the parameters of their configure registers via APBO bus.

The timer and watchdog are both down counters and support generating interrupts after the counting value reaches 0.

For watchdog, the system is responsible for configuring the interval value. If the system fails to restart the watchdog regularly because of some exceptional situations, such as the bus hang, the watchdog will send out a Watchdog Reset External signal to reset the system. And the signal will be transmitted to the Reset pad to reset the PMIC.


3.6.3 Functional Description

3.6.3.1 Timer

The timer (including timer0 and timer1) is a 32-bit down counter. The counter value is decremented by 1 on each rising edge of the timer clock.

The following figure shows the block diagram for the timer.

Figure 3-12 Block Diagram for the Timer



The clock source for the timer can be either OSC24M or LOSC. For LOSC, it can be either the internal or external low-frequency clock. The external one has more accuracy.

172



Each timer has a prescale that divides the working clock frequency by 1, 2, 4, 8, 16, 32, 64, or 128. And each timer can generate independent interrupts.

Timing Modes

The timer has two timing modes: the single counting mode and periodic mode. You can configure the timing mode via the bit[7] of $\underline{\mathsf{TMRn}}$ $\underline{\mathsf{CTRL}}$ $\underline{\mathsf{REG}}$ (n = 0 or 1). The value 0 is for the period mode and value 1 is for the single counting mode.

Single Counting Mode

In the single counting mode, the timer starts counting from the interval value and generates an interrupt after the counter decreases to 0, and then stops counting. It starts to count again only when a new interval value is loaded.

Periodic Mode

In the periodic mode, the timer restarts another round of counting after generating the interrupt. It reloads data from the TMRn INTX VALUE REG and then continues to count.

Formula for Calculating the Timer

The following formula decribes the relationship among timer parameters.

$$T_{timer} = \frac{TMRn_INTV_VALUE_REG - TMRn_CUR_VALUE_REG}{TMRn_CLK_PRES} \times TMRn_CLK_PRES$$

Where,

The parameter n is either 0 or 1;

T_{timer} is the remaining time of the timer;

TMRn_INTV_VALUE_REG is the interval value of the timer;

TMRn_CUR_VALUE_REG is the current value of the timer;

TMRn_CLK_SRC is the frequency of the timer clock source;

TMRn CLK PRES is the prescale ratio of the timer clock.

Initializing the Timer

Follow the steps below to initialize the timer:

Step 1 Configure the timer parameters clock source, prescale factor, and timing mode by writing TMRn CTRL REG. There is no sequence requirement of configuring the parameters.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Step 2 Write the interval value.

- a) Write TMRn INTV VALUE REG to configure the interval value for the timer.
- b) Write bit[1] of TMRn CTRL REG to load the interval value to the timer. The value of the bit will be cleared automatically after loading the interval value.
- Step 3 Write bit[0] of TMRn CTRL REG to start the timer. To get the current value of the timer, read TMRn CUR VALUE REG.

Processing the Interrupt

Follow the steps below to process the interrupt:


- Step 1 Enable interrupts for the timer: write the enable bit of the corresponding interrupt in TMR IRQ EN REG for the timer. The timer will generate an interrupt everytime the count value reaches 0.
- Step 2 After entering the interrupt process, write the pending bit of the corresponding interrupt in TMR_IRQ_STA_REG to clear the interrupt pending, and execute the process of waiting for the interrupt.
- **Step 3** Resume the interrupt and continue to execute the interrupted process.

3.6.3.2 Watchdog

The watchdog is a 32-bit down counter. The counter value is decremented by 1 on each rising edge of the count clock.

The following figure shows the block diagram for the watchdog.

Figure 3-13 Block Diagram for the Watchdog



The clock source of the watchdog is OSC24M/750. There are 12 configurable initial count values.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

11,


c S


MyCs

11,



Operating Modes





In the reset mode, when the counter value reaches 0, the watchdog generates a reset signal to reset the entire system.

You can configure the operating mode for the watchdog via the bit[1:0] of the WDOG CFG REG. The value 0x2 is for the interrupt mode and the value 0x1 is for the reset mode.

Both the interrupt mode and reset mode support Watchdog Restart. You can make the watchdog to count from the initial value at any time by configuring the WDOG_CTRL_REG: write 0xA57 to bit[12:1], then write 1 to bit[0].

Initializing the Watchdog

Follow the steps below to initialize the watchdog:

- Step 1 Write the bit[1:0] of WDOG CFG REG to configure the watchdog operating mode so that the watchdog can generate interrupts or output reset signals.
- Write the bit[7:4] of **WDOG MODE REG** to configure the initial count value. Step 2
- Write the bit[0] of **WDOG MODE REG** to enable the watchdog. Step 3

Processing the Interrupt

In the interrupt mode, the watchdog is used as a counter. It generates an interrupt everytime the count value reaches 0.

Follow the steps below to process the interrupt:

- Step 1 Write the enable bit of WDOG_IRQ_EN_REG to enable the interrupt.
- After entering the interrupt process, write the pending bit of WDOG IRQ STA REG to clear the Step 2 interrupt pending and execute the process of waiting for the interrupt.
- Resume the interrupt and continue to execute the interrupted process. Step 3

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.






3.6.3.3 AVS

MYCSIC

The AVS is a 33-bit up counter. The counter value is increased by 1 on each rising edge of the count clock. There is a clock gate in CCU module to control the output of the AVS counter. To operate the AVS, open the clock gate first.

The following figure shows the block diagram for the AVS.

Figure 3-14 Block Diagram for the AVS



MYCAR

The clock source of the AVS is OSC24M. There is a 12-bit division factor for each AVS, N0 for AVS0 and N1 for AVS1. When the timer increases from 0 to N1 or N2, the AVS counter adds 1. When the counter reaches 33-bit upper limit, the AVS will start to count from the initial value again.

The AVS supports changing the initial value and division factor at anytime. And the AVS supports restarting from the initial value or pausing at anytime.

Starting or Pausing the AVS

Follow the steps below:

- Step 1 Write AVS CNT DIV REG to configure the division factor.
- **Step 2** Write <u>AVS_CNTn_REG</u> (n = 0 or 1) to configure the initial value.
- Step 3 Write AVS_CNT_CTL_REG to enable the AVS. You can pause the AVS at any time.

WCSI.

3.6.4 Programming Guidelines

3.6.4.1 Configuring the Timer

The following example shows how to make a one-millisecond delay with the clock source selected as OSC24M, the operating mode sets as single counting mode, and the pre-scale sets as 2.



writel(readl(TMR_0_CTRL)|(1<<0), TMR_0_CTRL);</pre> //Enable Timer0

3.6.4.2 **Resetting the Watchdog**

The following example shows how to make the watchdog to generate a reset signal to the whole system after 1 second. The clock source for the watchdog is OSC24M/750.

writel(0x1, WDOG_CONFIG);

//Set the operating mode as the reset mode.

writel(0x10, WDOG MODE);

//Set the interval value as 1 s.

writel(readl(WDOG_MODE)|(1<<0), WDOG_MODE);</pre>

//Enable the Watchdog.

Restarting the Watchdog 3.6.4.3

The following example shows how to restart the watchdog. In this example, the clock source is OSC24M/750, the interval value is 1 second, and the watchdog operating mode is the reset mode.

If the execution time of "other codes" is shorter than 1 second, the watchdog will restart from the interval value before it count to zero and generates the reset signal. Otherwise, the watchdog will reset the whole system before the code "writel(readl(WDOG_CTRL)|(0xA57<<1)|(1<<0), WDOG_CTRL)" is executed.

writel(0x1, WDOG_CONFIG);

//To whole system

writel(0x10, WDOG_MODE);

//Interval Value set 1s

writel(readl(WDOG MODE)](1<<0), WDOG MODE); //Enable Watchdog

----other codes---

writel(readl(WDOG_CTRL))(0xA57<<1)(1<<0), WDOG_CTRL); //Write 0xA57 at Key Field and Restart Watchdog

3.6.5 **Register List**

Module Name	Base Address
Timer	0x02050000

Register Name	Offset	Description
TMR_IRQ_EN_REG	0x0000	Timer IRQ Enable Register
TMR_IRQ_STA_REG	0x0004	Timer Status Register



Register Name	Offset	Description
TMRO_CTRL_REG	0x0010	Timer0 Control Register
TMR0_INTV_VALUE_REG	0x0014	Timer0 Interval Value Register
TMR0_CUR_VALUE_REG	0x0018	Timer0 Current Value Register
TMR1_CTRL_REG	0x0020	Timer1 Control Register
TMR1_INTV_VALUE_REG	0x0024	Timer1 Interval Value Register
TMR1_CUR_VALUE_REG	0x0028	Timer1 Current Value Register
WDOG_IRQ_EN_REG	0x00A0	Watchdog IRQ Enable Register
WDOG_IRQ_STA_REG	0x00A4	Watchdog Status Register
WDOG_SOFT_RST_REG	0x00A8	Watchdog Software Reset Register
WDOG_CTRL_REG	0x00B0	Watchdog Control Register
WDOG_CFG_REG	0x00B4	Watchdog Configuration Register
WDOG_MODE_REG	0x00B8	Watchdog Mode Register
WDOG_OUTPUT_CFG_REG	0x00BC 1/1	Watchdog Output Configuration Register
AVS_CNT_CTL_REG	0x00C0	AVS Control Register
AVS_CNTO_REG	0x00C4	AVS Counter 0 Register
AVS_CNT1_REG	0x00C8	AVS Counter 1 Register
AVS_CNT_DIV_REG	0x00CC	AVS Divisor Register

3.6.6 Register Description

3.6.6.1 0x0000 Timer IRQ Enable Register (Default Value: 0x0000_0000)

Offse	t: 0x0000	20	Register Name: TMR_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description in the man with the
31:2	1	1	/
			TMR1_IRQ_EN
1	R/W	0x0	Timer1 Interrupt Enable
1			0: Disabled
			1: Enabled
	R/W	0x0	TMR0_IRQ_EN
0			Timer0 Interrupt Enable
0			0: Disabled
			1: Enabled



3.6.6.2 0x0004 Timer IRQ Status Register (Default Value: 0x0000_0000)

					4	-	\
			_	5			
		1	١	J			
×	7	ç	J				

Offset: 0x0004			Register Name: TMR_IRQ_STA_REG
Bit	Bit Read/Write Default/Hex		Description
31:2	/	1	1
1	R/W1C	0x0	TMR1_IRQ_PEND The IRQ pending bit for Timer1 0: No effect 1: Pending, indicates that the interval value of the timer 1 is reached. Write 1 to clear the pending status.
O New York	R/W1C	0x0	TMRO_IRQ_PEND The IRQ pending bit for Timer0 0: No effect 1: Pending, indicates that the interval value of the timer 0 is reached. Write 1 to clear the pending status.

My Car

3.6.6.3 0x0010 Timer0 Control Register (Default Value: 0x0000_0004)

Offse	t: 0x0010		Register Name: TMR0_CTRL_REG		
Bit	Bit Read/Write Default/Hex		Description		
31:8	/	1	/		
Zar.			TMR0_MODE Select the timing mode for timer0 0: Periodic mode. When the interval value of the timer 0 is reached, the timer will restart another round of counting automatically.		
			1: Single counting mode. When the interval value of the timer 0 is reached, the timer will stop counting.		



MHCS

9 ...



Offse	t: 0x0010		Register Name: TMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description & &
W. C.	Mys	My	TMRO_CLK_PRES WITH WITH WITH
			Select the pre-scale of timer0 clock source
			000: /1
			001: /2
C.4	D /\A/	0.40	010: /4
6:4	R/W	0x0	011: /8
			100: /16
			101: /32
			110: /64
			111: /128
			TMRO_CLK_SRC
			Select the clock source for timer0
173:2	R/Withcall	0x1	00. Losc "Hogy "Hogy "Hogy "Hogy
3.2	Ny VV	OXI	01: OSC24M
			10: /
			11: /
			TMR0_RELOAD
			Timer0 Reload
1	R/W	0x0	0: No effect
			1: Reload the Interval value for timer0
			After the bit is set, it can not be written again before it is cleared
			automatically.
	,		TMRO_EN
			Timer0 Enable
Call	MCSIC	i wear	0: Stop/Pause
Mr.,	M.,	MIL	The Start with the little of the time will be about all the little of th
			By setting the bit to 1, the timer will be started. It reloads the interval value register and then counts from the interval value to 0.
			By setting the bit to 0 before the timer counts to 0, the timer will be
0	R/W	0x0	paused. The bit will be locked to 0 for at least 2 cycles. Within the 2
			cycles, you cannot set the bit to 1 to restart the timer.
			The timer supports updating the interval value in the pause state.
			To start to down-count from the updated interval value, set both
			the reload bit and enable bit to 1.
			Additionally, in the single counting mode, after the count value
			reaches 0, the system will automatically change the bit to 0 to stop
			the timer.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

180



3.6.6.4 0x0014 TimerO interval Value Register (Default Value: 0x0000_0000)

Offse	t: 0x0014		Register Name: TMR0_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W 0x0	TMRO_INTV_VALUE	
31.0	r/ vv	0x0	Timer0 Interval Value

∭ NOTE

Take the system clock and timer clock source into consideration when setting the interval value.

3.6.6.5 0x0018 Timer0 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: TMR0_CUR_VALUE_REG
Bit Read/Write Default/Hex		Default/Hex	Description
31:0	R/W	0x0	TMR0_CUR_VALUE Timer0 Current Value Timer0 current value is a 32-bit down-counter (from interval value to 0).

3.6.6.6 0x0020 Timer1 Control Register (Default Value: 0x0000_0004)

Offset	t: 0x0020	White	Register Name: TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7	R/W	0x0	TMR1_MODE Select the timing mode for timer1 0: Periodic mode. When the interval value of the timer 1 is reached, the timer will restart another round of counting automatically. 1: Single counting mode. When the interval value of the timer 1 is reached, the timer will stop counting.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offse	t: 0x0020		Register Name: TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
and a	MA	il die	TMR1_CLK_PRES W W W
6:4	R/W	0x0	Select the pre-scale of timer1 clock source 000: /1 001: /2 010: /4 011: /8 100: /16 101: /32 110: /64 111: /128
3:2	R/W/rycar	0×± 1	TMR1_CLK_SRC Select the pre-scale of timer1 clock source 00: LOSC 01: OSC24M 10: / 11: /
1	R/W	0x0	TMR1_RELOAD Timer1 Reload 0: No effect 1: Reload the interval value for timer1 After the bit is set, it can not be written again before it is cleared automatically.
0	n/hycar R/W	whycan 0x0	Timer1 Enable 0: Stop/Pause 1: Start By setting the bit to 1, the timer will be started. It reloads the interval value register and then counts from the interval value to 0. By setting the bit to 0 before the timer counts to 0, the timer will be paused. The bit will be locked to 0 for at least 2 cycles. Within the 2 cycles, you cannot set the bit to 1 to restart the timer. The timer supports updating the interval value in the pause state. To start to down-count from the updated interval value, set both the reload bit and enable bit to 1.
			Additionally, in the single counting mode, after the count value reaches 0, the system will automatically change the bit to 0 to stop the timer.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

182



3.6.6.7 0x0024 Timer1 Interval Value Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0024		Register Name: TMR1_INTV_VALUE_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TMR1_INTV_VALUE
31.0	N/ VV	UXU	Timer1 Interval Value

∭ NOTE

Take the system clock and timer clock source into consideration when setting the interval value.

3.6.6.8 0x0028 Timer1 Current Value Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: TMR1_CUR_VALUE_REG	
Bit Read/Write Default/Hex		Default/Hex	Description	
31:0	R/W	0x0	TMR1_CUR_VALUE Timer1 Current Value Timer1 current value is a 32-bit down-counter (from interval value to 0).	

3.6.6.9 0x00A0 Watchdog IRQ Enable Register (Default Value: 0x0000_0000)

Offset: 0x00A0		White	Register Name: WDOG_IRQ_EN_REG	Khi
Bit	Read/Write	Default/Hex	Description	
31:1	/	/	/	
	R/W	0x0	WDOG_IRQ_EN	
0			Watchdog Interrupt Enable	
U			0: Disabled	
			1: Enabled	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.6.6.10 0x00A4 Watchdog Status Register (Default Value: 0x0000_0000)

Offse	Offset: 0x00A4		Register Name: WDOG_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W1C	0x0	WDOG_IRQ_PEND The IRQ pending bit for the watchdog Write 1 to clear the pending status. 0: No effect 1: Pending, indicates that the interval value of the watchdog is reached.

3.6.6.11 0x00A8 Watchdog Software Reset Register (Default Value: 0x0000_0000)

Offset:	0x00A8	Mr. 1	Register Name: WDOG_SOFT_RST_REG
Bit	Read/Write	Default/Hex	Description
			KEY_FIELD
31:16	W	0x0	Key Field
31.10	**	OAO I	To change the value of bit[0], this field should be filled with
			0x16AA.
15:1	1	1	
			Soft Reset Enable
		0x0	0: De-assert
0	R/W1C		1: Reset the system
			Note: To use the bit to reset the system, the watchdog first needs
(31)	<i>SS</i>	CAL.	to be disabled

3.6.6.12 0x00B0 Watchdog Control Register (Default Value: 0x0000_0000)

Offset: 0x00B0			Register Name: WDOG_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:13	1	/	/
12:1	w	0x0	WDOG_KEY_FIELD Watchdog Key Field It should be written to 0xA57. Writing any other value in this field aborts the write operation.



Offset: 0x00B0			Register Name: WDOG_CTRL_REG				
Bit	Read/Write	Default/Hex	Description	Tes.	783.	782.	
My.	ik die	all y	WDOG_RESTART	MA	M	Mi	My
0	D /14/4 C	00	Watchdog Restart				
U	R/W1S 0x0		0: No effect				
			1: Restart the watch	dog			

3.6.6.13 0x00B4 Watchdog Configuration Register (Default Value: 0x0000_0001)

Offset:	0x00B4	64	Register Name: WDOG_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:16	Walter	OxOcc Whi	KEY_FIELD Key Field To change the value of bit[15:0], this field should be filled with 0x16AA.
15:9	1	1	1
8	R/W	0x0	WDOG_CLK_SRC Select the clock source for the watchdog. 0: HOSC_32K, that is, OSC24M/750. It is a 32 KHz clock divided from the OSC24M. 1: LOSC_32K. A clock provided by the LOSC.
7:2	1	1	1
1:0	R/W	Ox1	WDOG_MODE Configure the operating mode for the watchdog 00: / 01: To whole system 10: Only interrupt mode 11: /

3.6.6.14 0x00B8 Watchdog Mode Register (Default Value: 0x0000_0000)

Offset:	0x00B8		Register Name: WDOG_MODE_REG
Bit	Read/Write	Default/Hex	Description
31:16	31:16 W 0x0	0x0	KEY_FIELD
31.10	VV	UXU	Key Field



Offset: 0x00B8			Register Name: WDOG_MODE_REG	
	Bit	Read/Write	Default/Hex	Description & &
10.		No.	My M	To change the value of bit[15:0], this field should be filled with 0x16AA.
	15:8	/	/	1
77	7:4	R/W	OXO WITH	WDOG_INTV_VALUE Watchdog Interval Value 0000: 16000 cycles (0.5 s) 0001: 32000 cycles (1 s) 0010: 64000 cycles (2 s) 0011: 96000 cycles (4 s) 0100: 128000 cycles (4 s) 0101: 160000 cycles (5 s) 0110: 192000 cycles (6 s) 0111: 256000 cycles (8 s) 1000: 320000 cycles (10 s) 1001: 384000 cycles (12 s) 1010: 448000 cycles (14 s) 1011: 512000 cycles (16 s) Others: Reserved Note: The corresponding clock cycles for the interval value (IV) depends on the frequency of the clock: Cycles = F _{CLK} * IV. For example, to get a interval value of 0.5 second, if the clock source is HOSC_32K (whose frequency is 32 KHz), the cycle number is 16,000; if the clock source is LOSC_32K (whose frequency is 32.768 kHz), the cycle number is 16,384.
	3:1	/	1	/
14.	O O	n/W	OxO White	WDOG_ENGT WATCHOOF WATCHOOF WATCHOOF ENABLE WATCHOOF WATC

3.6.6.15 0x00BC Watchdog Output Configuration Register (Default Value: 0x0000_001F)

Offset:	Offset: 0x00BC		Register Name: WDOG_OUTPUT_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/



Offset: 0x00BC			Register Name: WDOG_OUTPU	T_CFG_REG		
Bit	Read/Write	Default/Hex	Description	783.	782.	183
W.	iks	ing,	WDOG OUTPUT CONFIG	MA	White	MA
11.0	R/W	0x1F	Configure the valid time for the	watchdog res	set signal.	
11:0	K/ W	OXIL	T = 1/32ms*(N + 1)			
			The default value is 1 ms.			

3.6.6.16 0x00C0 AVS Counter Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x00C0		Register Name: AVS_CNT_CTL_REG		
Bit	Read/Write	Default/Hex	Description		
31:10	1	1	1		
9	R/W	ox0	AVS_CNT1_PS Audio/Video Sync Counter 1 Pause Control 0: Do not pause. 1: Pause the AVS counter1.		
8	R/W	0x0	AVS_CNTO_PS Audio/Video Sync Counter 0 Pause Control 0: Do not pause. 1: Pause the AVS counter0.		
7:2	/	1	1		
			AVS_CNT1_EN Audio/Video Sync Counter 1 Enable/Disable		
	R/W	0x0	The clock source is OSC24M. 0: Disabled 1: Enabled		
0	R/W	0x0	AVS_CNTO_EN Audio/Video Sync Counter 0 Enable/Disable The clock source is OSC24M. 0: Disabled		
			1: Enabled		

MY ST

WACSU.



3.6.6.17 0x00C4 AVS Counter 0 Register (Default Value: 0x0000_0000)

Offset: 0x00C4			Register Name: AVS_CNTO_REG
Bit	Read/Write	Default/Hex	Description
			AVS_CNT0
			The higher 32 bits of AVS counter0.
			AVS counter0 is a 33-bit up counter. The initial value consists of two
			parts: this register forms the bit[32:1] of AVS counter0 and the bit[0] is
31:0	R/W	0x0	zero.
			You can set the initial value of the AVS counter0 by software. The initial
			value can be updated at anytime. You can also pasuse the counter by
		63	setting AVS_CNTO_PS to "1". The counter value will not increase when
		3-7	it is paused.

3.6.6.18 0x00C8 AVS Counter 1 Register (Default Value: 0x0000_0000)

Offse	Offset: 0x00C8		Register Name: AVS_CNT1_REG
Bit	Read/Write	Default/Hex	Description
			AVS_CNT1
			The higher 32 bits of AVS counter1.
			AVS counter1 is a 33-bit up counter. The initial value consists of two
			parts: this register forms the bit[32:1] of AVS counter0 and the bit[0] is
31:0	R/W	0x0	zero.
			You can set the initial value of the AVS counter1 by software. The initial
	,		value can be updated at anytime. You can also pasuse the counter by
			setting AVS_CNT1_PS to "1". The counter value will not increase when
30		- ES	it is paused.

3.6.6.19 0x00CC AVS Counter Divisor Register (Default Value: 0x05DB_05DB)

Offset:	Offset: 0x00CC		Register Name: AVS_CNT_DIV_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/



Offset:	0x00CC		Register Name: AVS_CNT_DIV_REG
Bit	Read/Write	Default/Hex	Description & A
N. S.	in	with "	AVS_CNT1_D MY MY MY
			N1, the divisor factor for AVS1.
			The clock for AVS1 is 24 MHz/N1.
			N1 = Bit[27:16] + 1.
			The valid value for N1 is from 1 to 0x7ff.
27:16	R/W	0x5DB	There is an internal 12-bit counter maintained by the engine of the 33-
			bit AVS1. The 12-bit counter is used for counting the cycle number of
			the clock OSC24M. When the value of the 12-bit counter reaches N1,
			the internal 33-bit counter register will increase 1 and the 12-bit
		CX	counter will reset to zero and restart again.
			You can change the value of N1 via the software at any time.
15:12	1	1	7
Mycan	Whesh	Whole !	AVS_CNTO_D NO, the divisor factor for AVSO.
\			The clock for AVS0 is 24MHz/N0.
			NO = Bit[11:0] + 1.
			The valid value for N0 is from 1 to 0x7ff.
11:0	R/W	0x5DB	There is an internal 12-bit counter maintained by the engine of the 33-
		1	bit AVSO. The 12-bit counter is used for counting the cycle number of
			the clock OSC24M. When the value of the 12-bit counter reaches N0,
			the internal 33-bit counter register will increase 1 and the 12-bit
			counter will reset to zero and restart again.
			You can change the value of N0 via the software at any time.

gest "things "things "things "things "things "things "things "things "things "things

L89 ×



3.7 High Speed Timer

3.7.1 Overview

The high speed timer (HSTimer) module consists of HSTimer0 and HSTimer1. HSTimer0 and HSTimer1 are down counters that implement timing and counting functions. They are completely consistent. Compared with the timer module, the HSTimer module provides more precise timing and counting.


The HSTimer has the following features:

- Single clock source: AHB0
- Supports 5 prescale factors
- Configurable 56-bit down timer
- Supports 2 timing modes: periodic mode and one-shot mode
- Supports the test modes
- Generates an interrupt when the count is decreased to 0

3.7.2 Block Diagram

The following figure shows the block diagram of the HSTimer.

Figure 3-15 HSTimer Block Diagram



3.7.3 Functional Description


The HSTimers are 56-bit down counters. The counter value is decremented by 1 on each rising edge of the count clock. Each HSTimer has a prescaler that divides the working clock frequency of each working timer by 1, 2, 4, 8, or 16.

3.7.3.1 Typical Application

The following figure shows a typical application of HSTimer module.



Figure 3-16 Typical Application for HSTimer



The HSTimer module is mounted at AHBO, and can control the registers via AHBO. AHBO is the clock source of the HSTimer. When the count value reaches zero, the HSTimer generates an interrupt.

3.7.3.2 Count Modes

The HSTimer has two count modes: one-shot mode and periodic mode. You can configure the timing mode via the bit[7] of HS TMRn CTRL REG (n = 0 or 1). The value 0 is for the period mode and value 1 is for the one-shot mode.

One-shot Mode

When the count value of the HSTimer reaches 0, the HSTimer stops counting. The HSTimer starts to count again only when a new value is loaded.

Periodic Mode

The HSTimer counts continuously. When the count value of the HSTimer reaches 0, the HSTimer reloads an initial value from HS TMRn INTV LO REG and HS TMRn INTV HI REG and then continues to count.

3.7.3.3 Operating Modes

The HSTimer has two operating modes: the normal mode and test mode. You can configure the operating mode via the bit[31] of HS TMRn CTRL REG. The value 0 is for the normal mode and value 1 is for the test mode.

Normal Mode

In the normal mode, the HSTimer is used as a 56-bit down counter, which can finish one-shot counting and periodic counting. The interval value for the HSTimer consists of two parts: HS TMRn INTV LO REG forms the bit[31:0] and HS TMRn INTV HI REG forms the bit[55:32]. To read or write the interval value, HS TMRn INTV LO REG should be done before HS TMRn INTV HI REG.

Test Mode

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

191



In the test mode, the HSTimer is used as a 24-bit down counter. HS TMRn INTV LO REG must be set to 0x1, and HS TMRn INTV HI REG acts as the initial value for the HSTimer.

My Year

3.7.3.4 HSTimer Formula

The following formula describes the relationship among HSTimer parameters in the normal mode.

$$T_{HSTimer} = \frac{(HS_TMRn_INTV_HI_REG<<32 + HS_TMRn_INTV_LO_REG) - (HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_LO_REG)}{AHBOCLK} \times HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_HI_REG<<32 + HS_TMRn_CURNT_HI_REG<<43 + HS_TMRn_CURNT_HI_REG<<44 + HS_TMRN_HI_REG<<44 + HS_TMRN_HI_REG<44 + HS_TMRN_HI_REG<$$

Where,

The parameter n is either 0 or 1;

T_{HSTimer} is the remaining time of the timer;

HS_TMRn_INTV_HI_REG is bit[55:32] of the HSTimer interval value;

HS_TMRn_INTV_LO_REG is bit[31:0] of the HSTimer interval value;

HS_TMRn_CURNT_HI_REG is bit[55:32] of the HSTimer current value;

HS_TMRn_CURNT_LO_REG is bit[31:0] of the HSTimer current value;

AHBOCLK is the frequency of AHBO Clock (the HSTimer clock source);

HS_TMRn_CLK is the prescale ratio of the HSTimer clock.

3.7.3.5 Initializing the HSTimer

The following figure shows the process of HSTimer initialization.

WACSIL.

CSI

WACSU

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

192



Figure 3-17 HSTimer Initialization Process



- **Step 1** AHBO clock management: Open the clock gate of AHBO and de-assert the soft reset of AHBO in CCU.
- Step 2 Configure the corresponding parameters of the HSTimer: clock source, prescaler factor, operating mode, and timing mode. There is no sequence requirement when writing the above parameters to HS TMRn_CTRL_REG.
- Write the initial value: Write the lower 32 bits of the initial value to HS_TMRn_INTV_LO_REG first, and then the higher 24 bits to HS_TMRn_INTV_HI_REG. Normally, write the bit[1] of HS_TMRn_CTRL_REG to load the initial value. If the HSTimer is in the timing stop stage, write 1 to the bit[1] and bit[0] of HS_TMRn_CTRL_REG at the same time to reload the initial value.
- **Step 4** Enable HSTimer: Write the bit[0] of HS TMRn CTRL REG to enable HSTimer to count.
- Step 5 Reading HS TMRn CURNT LO REG and HS TMRn CURNT HI REG can get current counting value.

3.7.3.6 Processing the HSTimer Interrupt

Follow the steps below to process the HSTimer interrupt:

- **Step 1** Enable interrupt: Write the corresponding interrupt enable bit of HS_TMR_IRQ_EN_REG, when the counting time of HSTimer reaches, the corresponding interrupt generates.
- Step 2 After entering the interrupt process, write HS TMR IRQ STAS REG to clear the interrupt pending.
- **Step 3** Resume the interrupt and continue to execute the interrupted process.

3.7.4 Programming Guidelines

The following example shows how to make a 1 us delay with HSTimer0. The frequency of the AHB0 clock is 100 MHz, the operating mode is the normal mode, the timing mode is single counting mode, and the pre-scale is 2.

S 2.



```
writel(0x32, HS_TMR0_INTV_LO); //Set bit[31:0] of the interval value as 0x32.

writel(0x0, HS_TMR0_INTV_HI); //Set bit[55:32] of the interval value as 0x0.

writel(0x90, HS_TMR0_CTRL);

//Set the operating mode as Normal Mode, the pre-scale as 2, and the timing mode as Single Counting Mode.

writel(readl(HS_TMR0_CTRL)|(1<<1), HS_TMR0_CTRL); //Set the reload bit.

writel(readl(HS_TMR0_CTRL)|(1<<0), HS_TMR0_CTRL); //Enable HSTimer0.

while(!(readl(HS_TMR_IRQ_STAS)&1)); //Wait for HSTimer0 to generate pending.

writel(1, HS_TMR_IRQ_STAS); //Clear HSTimer0 pending.
```

3.7.5 Register List

Module Name	Base Address	west.	-VCall	wear.	-VCall	"ACSIL
HSTimer	0x03008000	M,	M.,	M.	M	M.,

Register Name	Offset	Description
HS_TMR_IRQ_EN_REG	0x0000	HS Timer IRQ Enable Register
HS_TMR_IRQ_STAS_REG	0x0004	HS Timer Status Register
HS_TMRO_CTRL_REG	0x0020	HS Timer0 Control Register
HS_TMRO_INTV_LO_REG	0x0024	HS Timer0 Interval Value Low Register
HS_TMRO_INTV_HI_REG	0x0028	HS Timer0 Interval Value High Register
HS_TMRO_CURNT_LO_REG	0x002C	HS Timer0 Current Value Low Register
HS_TMRO_CURNT_HI_REG	0x0030	HS Timer0 Current Value High Register
HS_TMR1_CTRL_REG	0x0040	HS Timer1 Control Register
HS_TMR1_INTV_LO_REG	0x0044	HS Timer1 Interval Value Low Register
HS_TMR1_INTV_HI_REG	0x0048	HS Timer1 Interval Value High Register
HS_TMR1_CURNT_LO_REG 0x004C		HS Timer1 Current Value Low Register
HS_TMR1_CURNT_HI_REG	0x0050	HS Timer1 Current Value High Register

WACSU

Mes

194



3.7.6 Register Description

3.7.6.1 0x0000 HS Timer IRQ Enable Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: HS_TMR_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	/	1
1	R/W	0x0	HS_TMR1_INT_EN HSTimer1 Interrupt Enable 0: Disabled 1: Enabled
O Near	R/W	0x0	HS_TMRO_INT_EN HSTimer0 Interrupt Enable 0: Disabled 1: Enabled

3.7.6.2 0x0004 HS Timer IRQ Status Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: HS_TMR_IRQ_STAS_REG
Bit	Read/Write	Default/Hex	Description
31:2	1	1	
			HS_TMR1_IRQ_PEND
			HSTimer1 IRQ Pending
			The IRQ pending bit for HSTimer1. Write 1 to clear the pending
1	R/W1C	0x0	status.
west.	cal.	whycar w	0; No effect
Med	in Stelle Stelle Stelle	1: Pending, indicates that the initial value of the HSTimer is	
			reached.
			HS_TMRO_IRQ_PEND
			HSTimer0 IRQ Pending
			The IRQ pending bit for HSTimer0. Write 1 to clear the pending
0	R/W1C	0x0	status.
			0: No effect
			1: Pending, indicates that the initial value of the HSTimer is
			reached.



3.7.6.3 0x0020 HS Timer0 Control Register (Default Value: 0x0000_0000)

Offse	t: 0x0020	Mycar	Register Name: HS_TMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	HS_TMR0_TEST Select the operating mode for HSTimer0 0: Normal mode 1: Test mode In the test mode, the HS_TMR0_INTV_LO_REG must be set to 0x1, and HS_TMR0_INTV_HI_REG acts as the initial value for HSTimer0.
30:8	/	1	1
7 Mysar	R/W	0x0	HS_TMR0_MODE Select the timing mode for HSTimer0 0: Periodic mode. When the count value is decreased to 0, the timer will restart another round of counting automatically. 1: One-shot mode. When the count value is decreased to 0, the timer will stop counting.
6:4	R/W	0x0	HS_TMR0_CLK Select the pre-scale for the HSTimer0 clock sources 000: /1 001: /2 010: /4 011: /8 100: /16 101: / 111: /
3:2	1 WHICELL	1 whiteath	"Hear, "Wear, "Hear, "Mear, "Wear, "Mear,
1	R/W1S	0x0	HS_TMR0_RELOAD HSTimer0 Reload 0: No effect 1: Reload the interval value of the HSTimer0

"WACSU



Offse	t: 0x0020		Register Name: HS_TMR0_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
My.	in	Min	HS_TMRO_EN NO NO NO NO NO
			HSTimer0 Enable
			0: Stop/Pause
			1: Start
			By setting the bit to 1, the timer will be started. It reloads the interval
			value register and then counts from the interval value to 0.
0	R/W	0x0	By setting the bit to 0 before the timer counts to 0, the timer will be
			paused. The bit will be locked to 0 for at least 2 cycles. Within the 2
			cycles, you cannot set the bit to 1 to restart the timer.
		Ca	The timer supports updating the interval value in the pause state. To
			start from the updated interval value, set both the reload bit and
			enable bit to 1.
200	100		Additionally, in the one-shot mode, after the count value reaches 0,
M.Ac.q.	whitean	My Co.	the system will automatically change the bit to 0 to stop the timer.

3.7.6.4 0x0024 HS Timer0 Interval Value Lo Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: HS_TMR0_INTV_LO_REG
Bit	Bit Read/Write Default/Hex		Description
31:0	0x0		HS_TMR0_INTV_VALUE_LO Bit[31:0] of the HSTimer0 interval value.

3.7.6.5 0x0028 HS Timer0 Interval Value Hi Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: HS_TMR0_INTV_HI_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:0	3.0 P/W 0.0		HS_TMR0_INTV_VALUE_HI
23.0	R/W	0x0	Bit[55:32] of the HSTimer0 interval value.





HSTimer0 is a 56-bit counter. The interval value consists of two parts: HS_TMR0_INTV_VALUE_LO acts as the bit[31:0] and HS_TMR0_INTV_VALUE_HI acts as the bit[55:32]. To read or write the interval value, HS_TMR0_INTV_LO_REG should be done before HS_TMR0_INTV_HI_REG.

3.7.6.6 0x002C HS Timer0 Current Value Lo Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x002C		Register Name: HS_TMR0_CURNT_LO_REG	
Bit	Bit Read/Write Default/Hex		Description	
31:0	R/W	0x0	HS_TMR0_CUR_VALUE_LO	
31.0			Bit[31:0] of the HSTimer0 current value.	

3.7.6.7 0x0030 HS Timer0 Current Value Hi Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: HS_TMR0_CURNT_HI_REG	
Bit	Read/Write	Default/Hex	Description	
31:24	1	1	/	
23:0	R/W	0x0	HS_TMR0_CUR_VALUE_HI Bit[55:32] of the HSTimer0 current value.	

NOTE

HSTimer0 is a 56-bit counter. The current value consists of two parts: HS_TMR0_CUR_VALUE_LO acts as the bit[31:0] and HS_TMR0_CUR_VALUE_HI acts as the bit[55:32]. To read or write the current value, HS_TMR0_CUR_VALUE_LO should be done before HS_TMR0_CUR_VALUE_HI.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



3.7.6.8 0x0040 HS Timer1 Control Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0040		Register Name: HS_TMR1_CTRL_REG			
Bit	Read/Write	Default/Hex	Description			
31	R/W	0x0	HS_TMR1_TEST Select the operating mode for HSTimer1. 0: Normal mode 1: Test mode In the test mode, the HS_TMR1_INTV_LO_REG must be set to 0x1, and HS_TMR1_INTV_HI_REG acts as the interval value for HSTimer1.			
30:8	/	/	1			
^M Z _{Se}	R/Winder	Ox0	HS_TMR1_MODE Select the timing mode for HSTimer1. 0: Periodic mode. When the count value is decreased to 0, the timer will restart another round of counting automatically. 1: One-shot mode. When the count value is decreased to 0, the timer will stop counting.			
6:4	R/W	0x0	HS_TMR1_CLK Select the pre-scale of the HSTimer1 clock sources. 000: /1 001: /2 010: /4 011: /8 100: /16 101: / 111: /			
3:2	1 44	1 while	My My My My			
1	R/W1S	0x0	HS_TMR1_RELOAD HSTimer1 Reload 0: No effect 1: Reload the HSTimer1 interval value.			



Offset: 0x0040			Register Name: HS_TMR1_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
M. J.	iki	Min	HS_TMR1_EN NO NO NO NO NO
			HSTimer1 Enable
			0: Stop/Pause
			1: Start
			By setting the bit to 1, the timer will be started. It reloads the
			interval value register and then counts from the interval value to 0.
0	R/W	0x0	By setting the bit to 0 before the timer counts to 0, the timer will be
			paused. The bit will be locked to 0 for at least 2 cycles. Within the 2
			cycles, you cannot set the bit to 1 to restart the timer.
		Ca	The timer supports updating the interval value in the pause state.
			To start from the updated interval value, set both the reload bit and
			enable bit to 1.
200	160		Additionally, in the one-shot mode, after the count value reaches 0,
W.Ac.q.	who the	My Co.	the system will automatically change the bit to 0 to stop the timer.

3.7.6.9 0x0044 HS Timer1 Interval Value Lo Register (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: HS_TMR1_INTV_LO_REG
Bit	Bit Read/Write Default/Hex		Description
31:0	R/W	0x0	HS_TMR1_INTV_VALUE_LO Bit[31:0] of the HSTimer1 interval value

3.7.6.10 0x0048 HS Timer1 Interval Value Hi Register (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: HS_TMR1_INTV_HI_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	1	/
23:0	12.0 P/M 0.0		HS_TMR1_INTV_VALUE_HI
23.0	R/W	0x0	Bit[55:32] of the HSTimer1 interval value





HSTimer1 is a 56-bit counter. The interval value consists of two parts: HS_TMR1_INTV_VALUE_LO acts as the bit[31:0] and HS_TMR1_INTV_VALUE_HI acts as the bit[55:32]. To read or write the interval value, HS_TMR1_INTV_LO_REG should be done before HS_TMR1_INTV_HI_REG.

3.7.6.11 0x004C HS Timer1 Current Value Lo Register (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: HS_TMR1_CURNT_LO_REG	
Bit	Bit Read/Write Default/Hex		Description	
31:0	R/W	0x0	HS_TMR1_CUR_VALUE_LO	
31.0	K/VV		Bit[31:0] of the HSTimer1 current value	

3.7.6.12 0x0050 HS Timer1 Current Value Hi Register (Default Value: 0x0000_0000)

Offset:	0x0050		Register Name: HS_TMR1_CURNT_HI_REG		
Bit	Read/Write	Default/Hex	Description		
31:24	1	1	/		
23:0	R/W	0x0	HS_TMR1_CUR_VALUE_HI Bit[55:32] of the HSTimer1 current value		

NOTE

HSTimer1 is a 56-bit counter. The current value consists of two parts: HS_TMR1_CUR_VALUE_LO acts as the bit[31:0] and HS_TMR1_CUR_VALUE_HI acts as the bit[55:32]. To read or write the current value, HS_TMR1_CUR_VALUE_LO should be done before HS_TMR1_CUR_VALUE_HI.



3.8 Platform-Level Interrupt Controller (PLIC)

3.8.1 Overview

The PLIC is only used for sampling, priority arbitration and distribution for external interrupt sources.

- Sampling, priority arbitration and distribution for external interrupt sources
- The interrupt can be configured as machine mode and super user mode
- Up to 256 interrupt source sampling, supporting level interrupt and pulse interrupt
- 32 levels of interrupt priority
- Maintains independently the interrupt enable for each interrupt mode (machine/super user)
- Maintains independently the interrupt threshold for each interrupt mode (machine/super user)
- Configurable access permission for PLIC registers

white with the state of the sta





WHOS

3.8.2 Functional Description

The following table describes the details of interrupt sources.

Table 3-10 Interrupt Sources

Interrupt Number	Interrupt Source	Interrupt Vector	Description
0–15	Reserved	0x0000-0x003C	Not used
16		0x0040	
17		0x0044	
18	UARTO	0x0048	
19	UART1	0x004C	Test Test Test
20	UART2	0x0050	Mes Mes Mas
21	UART3	0x0054	
22	UART4	0x0058	
23	UART5	0x005C	
24		0x0060	
25	TWI0	0x0064	
26	TWI1	0x0068	
27	TWI2	0x006C	
28	TWI3	0x0070	
29		0x0074	

Will

)2





"WACSU

My Cal

My Car

Interrupt Number	Interrupt Source	Interrupt Vector	Description
30		0x0078	
31 10	SPIO MA MA	0x007C 4103	mes mes mes
32	SPI1	0x0080	
33		0x0084	
34	PWM	0x0088	
35	IR_TX	0x008C	
36	LEDC	0x0090	
37		0x0094	
38		0x0098	
39	OWA	0x009C	
40	DMIC	0x00A0	
41	AUDIO_CODEC	0x00A4	
142 ,1174	12S/PCMO while while	0x00A8	oblin oblin
43	I2S/PCM1	0x00AC	
44	I2S/PCM2	0x00B0	
45	USB0_DEVICE	0x00B4	
46	USB0_EHCI	0x00B8	
47	USB0_OHCI	0x00BC	
48		0x00C0	
49	USB1_EHCI	0x00C4	
50	USB1_OHCI	0x00C8	
51		0x00CC	
52		0x00D0	
753 MAGE	WHASE WHASE	0x00D4	Mark Market Market
54		0x00D8	
55		0x00DC	
56	SMHC0	0x00E0	
57	SMHC1	0x00E4	
58	SMHC2	0x00E8	
59	MSI	0x00EC	
60		0x00F0	
61		0x00F4	
62	EMAC	0x00F8	
63		0x00FC	





Interrupt Number	Interrupt Source	Interrupt Vector	Description
64	CCU_FERR	0x0100	A A A
65	AHB_HREADY_TIME_OUT	0x0104	SYS_CTRL ahb_hready time out
66	DMAC_NS	0x0108	
67		0x010C	
68	CE_NS	0x0110	
69		0x0114	
70	SPINLOCK	0x0118	
71	HSTIMER0	0x011C	
72	HSTIMER1	0x0120	
73	GPADC	0x0124	
74	THS	0x0128	Thermal Sensor IRQ
75 WHE	THMERO MY	0x012C	Mycol. Mycol. Mycol.
76	TIMER1	0x0130	
77	LRADC	0x0134	
78	TPADC	0x0138	
79	WATCHDOG	0x013C	
80	IOMMU	0x0140	
81		0x0144	
82	VE	0x0148	
83		0x014C	
84		0x0150	
85	GPIOB_NS	0x0154	
86 114 ^{cg}	West Was	0x0158	"Meet "Meet "Meet
87	GPIOC_NS	0x015C	In Is
88		0x0160	
89	GPIOD_NS	0x0164	
90		0x0168	
91	GPIOE_NS	0x016C	
92		0x0170	
93	GPIOF_NS	0x0174	
94		0x0178	
95	GPIOG_NS	0x017C	
96		0x0180	





Interrupt Vector Interrupt Number Interrupt Source Description 0x0184 97 0x0188 98 99 0x018C 100 0x0190 101 0x0194 102 0x0198 103 DE 0x019C 104 DI 0x01A0 105 0x01A4 G2D 106 LCD 0x01A8 107 TV 0x01AC 108 DSI 0x01B0 109 HDMI M 0x01B4 **CVBS OUT interrupt** TVE 110 0x01B8 CSI_DMA0 0x01BC 111 0x01C0 112 CSI_DMA1 113 0x01C4 114 0x01C8 115 0x01CC CSI_PARSER0 116 0x01D0 117 0x01D4 118 0x01D8 119 0x01DC 120 0x01E0 121 0x01E4 122 CSI_TOP_PKT 0x01E8 123 TVD 0x01EC CVBS IN interrupt 124 0x01F0 125 0x01F4 0x01F8 126 127 0x01FC 128 0x0200 129 0x0204

, wear

"MACS!

130

WH

205

0x0208





Interrupt Number	Interrupt Source	Interrupt Vector	Description
131	est est	0x020C	A A A
132	Thise Mage My	0x0210 4/03	My My My
133		0x0214	
134		0x0218	
135		0x021C	
136	DSP_DEE	0x0220	DSP_SYS[0]: DoubleExceptionError
137	DSP_PFE	0x0224	DSP_SYS[1]: PFatalError
138	DSP_WDG	0x0228	
139	CX A	0x022C	
140	DSP_MBOX_RISC-V_W	0x0230	
141	DSP_TZMA	0x0234	
142	DMAC_IRQ_DSP_NS	0x0238 11 10 10 10 10 10 10 10 10 10 10 10 10	DMA 8–15 channel irq to DSP
143		0x023C	
144	RISC-V_MBOX_RISC-V	0x0240	RISC-V MSGBOX READ IRQ for RISC-V
145	RISC-V_MBOX_DSP	0x0244	RISC-V MSGBOX WRITE IRQ for DSP
146		0x0248	
147	RISC-V_WDG	0x024C	
148	/	0x0250	
149		0x0254	
150		0x0258	
151	est est	0x025C	A A A
152	the the whi	0x260 while	the the the
153		0x264	
154		0x268	
155		0x26C	
156		0x270	
157		0x274	
158		0x278	
159		0x27C	
160		0x280	
161		0x284	

White

Mycal

<u>-</u>





Interrupt Number	Interrupt Source	Interrupt Vector	Description
162	, S	0x288	. S. S. S.
163 wh	in the time	0x28C 4/67	my my
164		0x290	
165		0x294	
166		0x298	
167	IRRX	0x29C	
168		0x2A0	
169		0x2A4	
170		0x2A8	
171		0x2AC	
172		0x2B0	
173		0x2B4	
174 111	The state of the	0x2B8 ,///	my my
175		0x2BC	
CPUX Related			
176	CO_CTIO	0x2C0	CO_CTIO interrupt
177	C0_CTI1	0x2C4	CO_CTI1 interrupt
178		0x2C8	
179		0x2CC	
180	со_соммтхо	0x2D0	CO_COMMTX0 interrupt
181	C0_COMMTX1	0x2D4	C0_COMMTX1 interrupt
182		0x2D8	
183		0x2DC	
184 _M	CO_COMMRXO	0x2E0 M	CO_COMMRXO interrupt
185	C0_COMMRX1	0x2E4	CO_COMMRX1 interrupt
186		0x2EC	
187		0x2F0	
188	CO_PMU0	0x2F4	C0_PMU0 interrupt
189	C0_PMU1	0x2F8	CO_PMU1 interrupt
190		0x2FC	
191		0x300	
192	CO_AXI_ERROR	0x304	CO_AXI_ERROR interrupt
193		0x308	
194	AXI_WR_IRQ	0x30C	





"WACSU

West.

My Cal

Interrupt Number	Interrupt Source	Interrupt Vector	Description
195	AXI_RD_IRQ	0x310	e e
196 w	DBGPWRUPREQ_out[0]	0x314 wh	of the the
197	DBGPWRUPREQ_out[1]	0x318	.0
198		0x31C	
199		0x320	
200		0x324	
201		0x328	
202		0x32C	
203		0x330	
204		0x334	
205		0x338	
206		0x33C	
207 1111	ing indo in	0x340 w ³	May May May
208		0x344	
209		0x348	
210	1	0x34C	
211		0x350	
212		0x354	
213		0x358	
214		0x35C	
215	/	0x360	
216		0x364	
217		0x368	
218	"HA" "HA" "HA	0x36C 1/1/2	Mary Mary Mark
219		0x370	
220		0x374	
221		0x378	
222		0x37C	
223		0x380	



3.8.3 Register List

MYCar

	Module Name	Base Address	- VCal	- VCal	- VCal	wear.	wear.
10	RISCV PLIC	0x10000000	M,	M,	M,	M.	W.,

Register Name	Offset	Description
PLIC_PRIO_REGn	0x0000+n*0x0004 (0 <n<256)< td=""><td>PLIC Priority Register n</td></n<256)<>	PLIC Priority Register n
PLIC_IP_ REGn	0x1000+n*0x0004 (0≤n<9)	PLIC Interrupt Pending Register n
PLIC_MIE_ REGn	0x2000+n*0x0004 (0≤n<9)	PLIC Machine Mode Interrupt Enable Register n
PLIC_SIE_ REGn	0x2080+n*0x0004 (0≤n<9)	PLIC Superuser Mode Interrupt Enable Register n
PLIC_CTRL_REG	0x1FFFFC	PLIC Control Register
PLIC_MTH_REG	0x200000	PLIC Machine Threshold Register
PLIC_MCLAIM_REG	0x200004	PLIC Machine Claim Register
PLIC_STH_REG	0x201000 (1/2)	PLIC Superuser Threshold Register
PLIC_SCLAIM_REG	0x201004	PLIC Superuser Claim Register

3.8.4 Register Description

3.8.4.1 0x0000+n*0x0004 (0<n<256) PLIC Priority Register n (Default Value: 0x0000_0000)

Offset: (0 <n<2< th=""><th colspan="2">Offset: 0x0000+n*0x0004 (0<n<256)< th=""><th colspan="3">Register Name: PLIC_PRIO_REGn</th></n<256)<></th></n<2<>	Offset: 0x0000+n*0x0004 (0 <n<256)< th=""><th colspan="3">Register Name: PLIC_PRIO_REGn</th></n<256)<>		Register Name: PLIC_PRIO_REGn		
Bit	Read/Write	Default/Hex	Description		
31:1	1	/	/		
MUST	Mycor	whycan w	PLIC_PRIO NO		
			Support for 32 different levels of priority.		
			Where, a priority sets to 0 indicates that the interrupt is invalid.		
0	R/W	0x0	Machine mode interrupts have unconditionally higher priority		
			than super-user mode interrupts. When the interrupt target mode		
			is the same, priority 1 is the lowest priority, priority 31 is the		
			highest priority. When multiple interrupts of the same priority are		
			waiting arbitration, the interrupt source ID is compared. The		
			smaller ID has the higher priority.		



3.8.4.2 0x1000+n*0x0004 (0≤n<9) PLIC Interrupt Pending Register n (Default Value: 0x0000_0000)

Offset:	Offset: 0x1000+n*0x0004 (0≤n<9)		Register Name: PLIC_IP_REGn	whycan	whycar.	Mr. Acol.
Bit	Read/Write	Default/Hex	Description			
31:0	R/W	0x0	PLIC_IP			
31:0	r, w	UXU	PLIC Interrupt Pending.			

3.8.4.3 0x2000+n*0x0004 (0≤n<9) PLIC Machine Mode Interrupt Enable Register n (Default Value: 0x0000_0000)

Offset:	0x2000+n*0x0	004 (0≤n<9)	Register Name: PLIC_MIE_REGn
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PLIC_MIE PLIC Machine Mode Interrupt Enable.

3.8.4.4 0x2080+n*0x0004 PLIC Superuser Mode Interrupt Enable Register n (0≤n<9) (Default Value: 0x0000_0000)

Offset: 0x2080+n*0x0004 (0≤n<9)		004 (0≤n<9)	Register Name: PLIC_SIE_REGn
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	PLIC_SIE PLIC Superuser Mode Interrupt Enable.

3.8.4.5 0x1FFFFC PLIC Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x1FFFFC		Register Name: PLIC_CTRI_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	PLIC_CTRL PLIC Control O: Only the machine mode can access to all registers in PLIC. The super-user mode can not access PLIC_CTRL, PLIC_PRIO, PLIC_IP, and PLIC_IE registers, only access the interrupt threshold register and the interrupt response/completion register. The normal-user mode can not access any registers in PLIC. 1: The machine mode can access to all registers in PLIC. The super-user mode can access all registers except PLL_CTRL in PLIC. The normal-user mode can not access any registers in PLIC.



3.8.4.6 0x200000 PLIC Machine Threshold Register (Default Value: 0x0000_0000)

Offset: 0x200000			Register Name: PLIC_MTH_REG		
Bit	Read/Write	Default/Hex	Description		
31:5	/	1	1		
4:0	R/W	0x0	PLIC_MTH PLIC Machine Threshold Indicate the interrupt threshold of the current interrupt mode. If the threshold is configured to 0, it indicates that all interrupts are permitted.		

3.8.4.7 0x200004 PLIC Machine Claim Register (Default Value: 0x0000_0000)

Offset: 0x200004			Register Name: PLIC_MCLAIM_REG
Bit	Read/Write	Default/Hex	Description
31:10	1	/	/
9:0	R/W	0x0	PLIC_MCLAIM PLIC Machine Claim Read register: Return the current stored ID value of the register. The read operation indicates that the interrupt of the corresponding ID starts to perform. The PLIC starts to process the interrupt response. Write register: Indicate that the interrupt of the corresponding ID is complete. The writing operation can not update the response/completion register. The PLIC starts to process the interrupt completion.

3.8.4.8 0x201000 PLIC Superuser Threshold Register (Default Value: 0x0000_0000)

Offset: 0x201000			Register Name: PLIC_STH_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/

hy.

- ~



Offset: 0x201000			Register Name: PLIC_STH_REG				
Bit	Read/Write	Default/Hex	Description	Jess.	, cal	lks.	Tes.
all I	No.	in Prince	PLIC_STH.	il die	N/A	N/A	Wille
			PLIC Superuser Thr	eshold.			
4:0	R/W	0x0	Indicate the interrupt threshold of the current interrupt mode.			node.	
			If the threshold is configured to 0, it indicates that all interrupts			terrupts	
			are permitted	are permitted			

3.8.4.9 0x201004 PLIC Superuser Claim Register (Default Value: 0x0000_0000)

Offset: 0x201004		5-4	Register Name: PLIC_SCLAIM_REG
Bit	Read/Write	Default/Hex	Description
31:10	1	1	
MyCo	"ILACO.	गंत्रिक गंत्रिक	PLIC_SCLAMM. WAS MILE WAS
			PLIC Superuser Claim.
			Read register: Return the current stored ID value of the register.
	R/W	0x0	The read operation indicates that the interrupt of the
9:0			corresponding ID starts to perform. The PLIC starts to process the
3.0			interrupt response.
		100.	Write register: Indicate that the interrupt of the corresponding ID
			is complete. The writing operation can not update the
			response/completion register. The PLIC starts to process the
			interrupt completion.



3.9 **Direct Memory Access Controller (DMAC)**

3.9.1 Overview

The direct memory access (DMA) is a method of transferring data between peripherals and memories (including the SRAM and DRAM) without using the CPU. It is an efficient way to offload data transfer duties from the CPU. Without DMA, the CPU has to control all the data transfers. While with DMA, the DMAC directly transfers data between a peripheral and a memory, between peripherals, or between memories.


The DMAC has the following features:

- Up to 16 DMA channels
- Provides 32 peripheral DMA requests for data reading and 32 peripheral DMA requests for data writing
- Supports transferring data with a linked list
- Supports programmable 8-bit, 16-bit, 32-bit, and 64-bit data width
- Supports programmable DMA burst length
- DRQ response includes the waiting mode and handshake mode
- DMA channel supports pause function
- Memory devices support non-aligned transform

3.9.2 **Block Diagram**

The following figure shows a block diagram of DMAC.

Figure 3-18 DMAC Block Diagram





DMAC contains the following sub-blocks:

Table 3-11 DMAC Sub-blocks

Sub-block	Description			
DMA_ARBITER	Arbitrates the DMA read/write requests from all channels, and converts the requests to the read/write requests of ports.			
DMA_CHANNELs	DMA transfer engine. Each channel is independent. When the DMA requests from multiple peripherals are valid simultaneously, the channel with the highest priority starts data transfer first. The system uses the polling mechanism to decide the priorities of DMA channels. When DMA_ARBITER is idle, channel 0 has the highest priority, whereas channel 15 has the lowest priority. When DMA_ARBITER is busy processing the request from channel n, channel $(n+1)$ has the highest priority. For $n=15$, the channel $(n+1)$ should be channel 0.			
DRQs Hell	DMA requests. Peripherals use the DMA request signals to request a data transfer.			
DMA_MPORT	Receives the read/write requests from DMA_ARBITER, and converts the requests to the corresponding MBUS access requests. It is mainly used for accessing the DRAM.			
DMA_HPORT	The port for accessing the AHB Master. It is mainly used for accessing the SRAM and IO devices.			
DMA_FIFO CTRL	Internal FIFO cell control module.			
DMA_REG Interface	DMA_REG is the common register module that is mainly used to resolve AHB demands.			
DMA_CLKGATE	The control module for hardware auto clock gating.			

The DMAC integrates 16 independent DMA channels and each channel has an independent FIFO controller. When the DMA channel starts, the DMAC gets a DMA descriptor from the DMA_DESC_ADDR_REG and uses it as the configuration information for the data transfer of the current DMA package. Then the DMAC can transfer data between the specified devices. After transferring a DMA package, the DMAC judges if the current channel transfer is finished via the linked address in the descriptor. If the linked address shows all the packages are transferred, the DMAC will end the chain transmission and close the channel.

3.9.3 Functional Description

3.9.3.1 Typical Application


The following figure shows a typical application of the DMAC.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

214



Figure 3-19 DMAC Typical Application Diagram



3.9.3.2 DRQ Port of Peripherals

The following table shows the source DRQ types and destination DRQ types of different ports.

Table 3-12 DMA DRQ Type

Source DRQ Type		Destination DRQ Type		
port0	SRAM	port0	SRAM	
port1	DRAM	port1	DRAM	
port2	OWA-RX	port2	OWA-TX	
port3	I2S/PCM0-RX	port3	J2S/PCM0-TX	
port4	I2S/PCM1-RX	port4	I2S/PCM1-TX	
port5	I2S/PCM2-RX	port5	I2S/PCM2-TX	
port6		port6		
port7	Audio_Codec	port7	Audio_Codec	
port8	DMIC	port8		
port9		port9		
port10		port10		
port11		port11		
port12	GPADC	port12		
port13	TPADC	port13	IR-TX	





Source DRQ Type		Destination DRQ Type		
port14	UARTO-RX	port14	UARTO-TX	
port15	UART1-RX with with	port15 with	UART1-TX W	
port16	UART2-RX	port16	UART2-TX	
port17	UART3-RX	port17	UART3-TX	
port18	UART4-RX	port18	UART4-TX	
port19	UART5-RX	port19	UART5-TX	
port20		port20		
port21		port21		
port22	SPIO-RX	port22	SPIO-TX	
port23	SPI1-RX	port23	SPI1-TX	
port24		port24		
port25	Car of	port25		
port26	My My My	port26 M	igo mago	
port27		port27		
port28		port28		
port29	. 1	port29		
Port30	USB0_EP1	Port30	USB0_EP1	
Port31	USB0_EP2	Port31	USB0_EP2	
Port32	USB0_EP3	Port32	USB0_EP3	
Port33	USB0_EP4	Port33	USB0_EP4	
Port34	USB0_EP5	Port34	USB0_EP5	
Port35		Port35		
Port36		Port36		
Port37	while while while	Port37	NEET WHEET WHILE	
Port38		Port38		
Port39		Port39		
Port40		Port40		
Port41		Port41		
Port42		Port42	LEDC	
Port43	TWI0	Port43	TWIO	
Port44	TWI1	Port44	TWI1	
Port45	TWI2	Port45	TWI2	
Port46	TWI3	Port46	TWI3	
Port47		Port47		



Source DRQ Type				Destination DRQ Type				
Port48	183.	183.	. Fall	Port48	3		183.	183
Port49	hild	NA STAN	in the	Port49	The same	W.	3	MA
Port50				Port50				
Port51				Port51				
Port52				Port52				
Port53				Port53			•	

3.9.3.3 DMA Descriptor

The DMAC descriptor is the configuration information of DMA transfer that decides the DMA working mode. Each descriptor includes 6 words: Configuration, Source Address, Destination Address, Byte Counter, Parameter, and Link. The following figure shows the structure of the DMA descriptor.

Figure 3-20 DMA Descriptor

Configuration					
Source					
Address					
Destination					
Address					
Byte Counter					
Parameter					
Link					

- Configuration: Configure the following information by DMA_CFG_REG.
 - DRQ type: DRQ type of the source and destination devices.
 - Address counting mode: For both the source and destination devices, there are two address counting modes: the IO mode and linear mode. The IO mode is for IO devices whose address is fixed during the data transfer and the linear mode is for the memory whose address is increasing during the data transfer.
 - Transferred block length: The amount of data that non-memory peripherals can transfer in a valid DRQ. The block length supports 1 bit, 4 bits, 8 bits, and 16 bits.
 - Transferred data width: The data width of operating the non-memory peripherals. The data width supports 8 bits, 16 bits, 32 bits, and 64 bits.

NKYC?

Kily

7 10





The configuration supports BMODE mode. The BMODE is used in the following scenario: the source is an IO device, and the destination is a memory device. Setting the BMODE mode can limit the amount of block data transferred in DMA block transmission to the amount of data transferred when the DRQ threshold of the source IO device is 1.

- Source Address: Configure the address of the source device.
- Destination Address: Configure the address of the destination device.

DMA reads data from the source address and then writes data to the destination address.

Both the DMA source and destination addresses have 34 bits. In the descriptor, because there are only 32 bits in the **Source/Destination Address** field, another 2 bits are stored in the **Parameter** field.

The following table shows the details of the related fields in the descriptor.

Table 3-13 Source/Destination Address Distribution

Descriptor Group	Bit	Description
Source Address	31:0	DMA transfers the lower 32 bits of the 34-bit source address
Destination Address 31:0		DMA transfers the lower 32 bits of the 34-bit destination address
	31:20	Reserved
	19:18	DMA transfers the higher 2 bits of the 34-bit destination address
Parameter	17:16	DMA transfers the high 2 bits of the 34-bit source address
was man man	15:8 Her	Reserved of Hotel
a, In, In,	7:0	Wait Clock Cycles Set the waiting time in DRQ mode
Link	31:2	The address of the next group descriptor, the lower 30 bits of the word address
LIIIK	1:0	The address of the next group descriptor, the higher 2 bits of the word address

From the above table, you can get:

Real DMA source address (in byte mode) = {Parameter [17:16], Source Address [31:0]};

Real DMA destination address (in byte mode) = {Parameter [19:18], Destination Address [31:0]};

Real link address (in byte mode) = {Link[1:0], Link[31:2], 2'b00}.


Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

18



- Byte counter: Configure the data amount of a package. The maximum value is (2^25-1) bytes. If the data
 amount of the package reaches the maximum value, even if DRQ is valid, the DMA will stop the current
 transfer.
- Parameter: Configure the interval between the data block. The parameter is valid for non-memory
 peripherals. When DMA detects that the DRQ is high, the DMA transfers the data block and ignores the
 status changes of the DRQ until the data transfer finishes. After that, the DMA waits for certain clock
 cycles (WAIT_CYC) and executes the next DRQ detection.
- Link: If the value of the link is 0xFFFFF800, the current package is at the end of the linked list. The DMAC will stop the data transfer after transferring the package; otherwise, the value of the link is considered as the descriptor address of the next package.

Figure 3-21 DMA Chain Transfer



3.9.3.4 Interrupts

There are three kinds of DMA interrupts: the half package interrupt, package end interrupt, and queue end interrupt.

Half package interrupt: When enabled, the DMAC sends out a half package interrupt after transferring half of a package.

Package end interrupt: When enabled, the DMAC sends out a package end interrupt after transferring a complete package.

× 219



Queue end interrupt: When enabled, the DMAC sends out a queue end interrupt after transferring a complete queue.

Notice that when CPU does not respond to the interrupts timely, or two DMA interrupts are generated very closely, the later interrupt may override the former one. That is, from the perspective of the CPU, the DMAC has only a system interrupt source.

NOTE

The DMAC has 16 channels and 2 groups of interrupts. The channel [7:0] corresponds to one group of interrupt, the channel [15:8] corresponds to anther group of interrupt. The DSP is fixed to use the interrupt of the channel [15:8].

3.9.3.5 Clock Gating

The DMA_CLK_GATE module is a hardware module for controlling the clock gating automatically. It provides clock sources for sub-modules in DMAC and the module local circuits.

The DMA_CLK_GATE module consists of two parts: the channel clock gate and the common clock gate.

Channel clock gate: Controls the DMA clock of the DMA channels. When the system accesses the register of the current DMA channel and the DMA channel is enabled, the channel clock gate automatically opens the DMA clock. With a 16-HCLK-cycle delay after the system finishes accessing the register or the DMA data transfer is completed, the channel clock gate automatically closes the DMA clock. Also, the clock for the related circuits, such as for the channel control and FIFO control modules, will be closed.

Common clock gate: Controls the clocks of the DMA common circuits. The common circuits include the common circuit of the FIFO control module, MPORT module, and MBUS. When all the DMA channels are enabled, the common clock gate automatically closes the clocks for the above circuits.

The DMA clock gating can support all the functions stated above or not by software.

3.9.3.6 Transfer Mode

The peripherals initiate data transfer by transmitting DMA request signals to the DMAC. After receiving the request signal, the DMAC converts it to the internal DRQ signal and controls the DMA data transfer.

The DMAC supports two data transfer modes: the waiting mode and handshake mode.

Will



The principle of waiting mode



- When the DMAC detects a valid external request signal, the DMAC starts to operate the peripheral device.

 The internal DRQ always holds high before the transferred data amount reaches the transferred block length.
- When the transferred data amount reaches the transferred block length, the internal DRQ pulls low automatically.
- The internal DRQ holds low for certain clock cycles (WAIT_CYC), and then the DMAC restarts to detect the external requests. If the external request signal is valid, then the next transfer starts.

The principle of handshake mode

- When the DMAC detects a valid external request signal, the DMAC starts to operate the peripheral device.
 The internal DRQ always holds high before the transferred data amount reaches the transferred block length.
- When the transferred data amount reaches the transferred block length, the internal DRQ will be pulled down automatically. For the last data transfer of the block, the DMAC sends a DMA Last signal with the DMA commands to the peripheral device. The DMA Last signal will be packed as part of the DMA commands and transmitted on the bus. It is used to inform the peripheral device that it is the end of the data transfer for the current DRQ.
- When the peripheral device receives the DMA Last signal, it can judge that the data transfer for the current DRQ is finished. To continue the data transfer, it sends a DMA Active signal to the DMAC.



NOTE

One DMA Active signal will be converted to one DRQ signal in the DMA module. To generate multiple DRQs, the peripheral device needs to send out multiple DMA Active signals via the bus protocol.

- When the DMAC received the DMA Active signal it sends back a DMA ACK signal to the peripheral device.
- When the peripheral device receives the DMA ACK signal, it waits for all the operations on the local device completed, and both the FIFO and DRQ status refreshed. Then it invalidates the DMA Active signal.
- When the DMAC detects the falling edge of the DMA Active signal, it invalidates the corresponding DMA
 ACK signal, and restarts to detect the external request signals. If a valid request signal is detected, the next
 data transfer starts.


The following figure shows the workflow of the handshake mode.

71.

My Call



Figure 3-22 Workflow of the DMAC Handshake Mode



Address Auto-Alignment

For the non-IO devices whose start address is not 32-byte-aligned, the DMAC will adjust the address to 32byte-aligned through the burst transfer within 32 bytes. Adjusting address to 32-byte-aligned improves the DRAM access efficiency.

The following example shows how the DMAC adjusts the address: when the peripheral device of a DMA channel is a non-IO device whose start address is 0x86 (not 32-byte-aligned), the DMAC firstly uses a 26-byte burst transfer to align the address to 0xA0 (32-byte-aligned), and then transfers data by 64-byte burst (the maximum transfer amount that MBUS allows).

The IO devices do not support address alignment, so the bit width of IO devices must match the address offset; otherwise, the DMAC will ignore the inconsistency and directly transmit data of the corresponding bit width to the address.

The address of the DMA descriptor does not support the address auto-alignment. Make sure the address is word-aligned; otherwise the DMAC cannot identify the descriptor.




3.9.3.8 DMAC Clock Control



- The DMAC clock is synchronous with the AHB1 clock. Make sure that the DMAC gating bit of AHB1 clock is enabled before accessing the DMAC register.
- The reset input signal of the DMAC is asynchronous with AHB1 and is low valid by default. Make sure that the reset signal of the DMAC is de-asserted before accessing the DMA register.
- To avoid the indefinite state within registers, de-assert the reset signal first, and then open the gating bit of AHB1.
- The DMAC supports Clock Auto Gating function to reduce power consumption, the system will automatically disable the DMAC clock in the DMAC idle state. Clock Auto Gating is enabled by default.

3.9.4 Programming Guidelines

3.9.4.1 Using DMAC Transfer Process



- **Step 1** Request DMA channel, and check if the DMA channel is idle by checking if it is enabled. A disabled channel indicates it is idle, while an enabled channel indicates it is busy.
- **Step 2** Write the descriptor with 6 words into the memory. The descriptor must be word-aligned. For more details, refer to section 3.9.3.3 "DMA Descriptor".
- **Step 3** Write the start address of the descriptor to **DMA_DESC_ADDR_REGN**.
- **Step 4** Enable the DMA channel, and write the corresponding channel to **DMAC EN REGN**.
- **Step 5** The DMA obtains the descriptor information.
- Step 6 Start to transmit a package. When half of the package is completed, the DMA sends a Half Package Transfer Interrupt; when a total package is completed, the DMA sends a Package End Transfer Interrupt. These interrupt status can be read by <u>DMAC_IRQ_PEND_REGO</u>.
- **Step 7** Set **DMAC_PAU_REGN** to pause or resume the data transfer.
- **Step 8** After completing a total package transfer, the DMA decides to start the next package transfer or end the transfer by the link of the descriptor. If the link is 0xFFFFF800, the transfer ends; otherwise, the next package starts to transmit. When the transfer ends, the DMA sends a Queue End Transfer Interrupt.
- **Step 9** Disable the DMA channel.










Figure 3-23 DMAC Transfer Process



3.9.4.2 Processing DMAC Interrupt

Follow the steps below to process the DMAC interrupt:

- **Step 1** Enable interrupt: write the corresponding interrupt enable bit of <u>DMAC_IRQ_EN_REGO</u>. The system generates an interrupt when the corresponding condition is satisfied.
- Step 2 After entering the interrupt process, write C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\Hlk52357013 Hlk52357103 c clear the interrupt pending and execute the process of waiting for the interrupt.
- **Step 3** Resume the interrupt and continue to execute the interrupted process.



3.9.4.3 Configuring DMAC

1. 1.

To configure the DMAC, follow the guidelines below:

- Make sure the transfer bit width of IO devices is consistent with the offset of the start address.
- The MBUS protocol does not support the read operation of non-integer words. For the devices whose bit width is not word-aligned, after receiving the read command, they should resolve the read command according to their FIFO bit width instead of the command bit width, and ignore the redundant data caused by the inconsistency of the bit width.
- When the DMA transfer is paused, this is equivalent to invalid DRQ. Because there is a certain time delay between DMA transfer commands, the DMAC will not stop data transfer until the DMAC finishes processing the current command and the commands in Arbiter (at most 32 bytes data).

```
writel(0x00000000, mem_address + 0x00); //Set configurations. The mem_address must be word-aligned.

writel(0x00001000, mem_address + 0x04); // Set the start address for the source device.

writel(0x20000000, mem_address + 0x08); // Set the start address for the destination device.

writel(0x00000000, mem_address + 0x0C); // Set the data package size.

writel(0x00000000, mem_address + 0x10); // Set the parameters.

writel(0xFFFFF800, mem_address + 0x14); // Set the start address for the next descriptor.

writel(mem_address, 0x01C02000+ 0x100 + 0x08); // Set the start address for the DMA channel0 descriptor.

do{

If(mem_address == readl(0x01C02000 + 0x100 + 0x08));

break;

}while(1); // Make sure that the writing operation is valid.
```

The DMAC supports increasing data package in transfer, pay attention to the following points:

writel(0x000000001, 0x01C02000 + 0x100 + 0x00);

- The 0xFFFFF800 value of DMAC_FDESC_ADDR_REGN indicates that the DMA channel has got back the descriptor of the last package. The DMA channel will automatically stop the data transfer after transferring the current package.
- To add a package during the data transfer, check if the DMA channel has got back the descriptor of the last package. If yes, you cannot add any package in the current queue. Request another DMA channel with

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

// Enable DMA channel0 transfer.



a new DRQ to transfer the package. Otherwise, you can add the package by modifying the DMAC_FDESC_ADDR_REGN of the last package from 0xFFFFF800 to the start address of the to-be-added package.

To ensure that the modification is valid, read the value of <u>DMAC FDESC ADDR REGN</u> after the modification. The value 0xFFFFF800 indicates the modification fails and the other values indicate you have successfully added packages to the queue.

Another problem is, the system needs some time to process the modification, during which the DMA channel may get back the descriptor of the last package. You can read <u>DMAC_CUR_SRC_REGN</u> and <u>DMAC_CUR_DEST_REGN</u> and check if the increasing memory address accords with the information of the added package. If yes, the package is added successfully; otherwise, the modification failed.

To ensure a higher rate of success, it is suggested that you add the package before the half package interrupt of the penultimate package.

3.9.5 Register List

Module Name	Base Address
DMAC	0x03002000

Register Name	Offset	Description
DMAC_IRQ_EN_REG0	0x0000	DMAC IRQ Enable Register 0
DMAC_IRQ_EN_REG1	0x0004	DMAC IRQ Enable Register 1
DMAC_IRQ_PEND_REGO	0x0010	DMAC IRQ Pending Register 0
DMAC_IRQ_PEND_REG1	0x0014	DMAC IRQ Pending Register 1
DMAC_AUTO_GATE_REG	0x0028	DMAC Auto Gating Register
DMAC_STA_REG	0x0030	DMAC Status Registering with with
DMAC_EN_REGN	0x0100 + N*0x0040	DMAC Channel Enable Register N (N = 0 to 15)
DMAC_PAU_REGN	0x0104 + N*0x0040	DMAC Channel Pause Register N (N = 0 to 15)
DMAC_DESC_ADDR_REGN	0x0108 + N*0x0040	DMAC Channel Start Address Register N (N = 0 to 15)
DMAC_CFG_REGN	0x010C + N*0x0040	DMAC Channel Configuration Register N (N = 0 to 15)
DMAC_CUR_SRC_REGN	0x0110 + N*0x0040	DMAC Channel Current Source Register N (N = 0 to 15)
DMAC_CUR_DEST_REGN	0x0114 + N*0x0040	DMAC Channel Current Destination Register N (N = 0 to 15)
DMAC_BCNT_LEFT_REGN	0x0118 + N*0x0040	DMAC Channel Byte Counter Left Register N (N = 0 to 15)
DMAC_PARA_REGN	0x011C + N*0x0040	DMAC Channel Parameter Register N (N = 0 to 15)



Register Name	Offset	Description
DMAC_MODE_REGN	0x0128 + N*0x0040	DMAC Mode Register N (N = 0 to 15)
DMAC_FDESC_ADDR_REGN	0x012C + N*0x0040	DMAC Former Descriptor Address Register N (N = 0 to 15)
DMAC_PKG_NUM_REGN	0x0130 + N*0x0040	DMAC Package Number Register N (N = 0 to 15)

3.9.6 Register Description

3.9.6.1 0x0000 DMAC IRQ Enable Register0 (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0000		Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description
31	, Mcst	To white	DMA7_QUEUE_IRQ_ENCE
30	R/W	0x0	Enable the queue end interrupt of DMA channel 7 0: Disabled 1: Enabled
29	R/W	0x0	DMA7_PKG_IRQ_EN Enable the package end interrupt of DMA channel 7 0: Disabled 1: Enabled
28	R/W	0x0	DMA7_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 7 0: Disabled 1: Enabled
27	Mest	Ren WA	
26	R/W	0x0	DMA6_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 6 0: Disabled 1: Enabled
25	R/W	0x0	DMA6_PKG_IRQ_EN Enable the package end interrupt of DMA channel 6 0: Disabled 1: Enabled







Offset: 0x0000			Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description &
24	R/W	0x0	DMA6_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 6 0: Disabled 1: Enabled
23	/	/	1
22	R/W	0x0	DMA5_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 5 0: Disabled 1: Enabled
21	R/W	OxO whi	DMA5_PKG_IRQ_EN Enable the package end interrupt of DMA channel 5 O: Disabled 1: Enabled IMPERIOR INTERIOR IN
20	R/W	0x0	DMA5_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 5 0: Disabled 1: Enabled
19	1	/	/
18	R/W	0x0	DMA4_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 4 0: Disabled 1: Enabled
17	R/W	oxo	DMA4_PKG_IRQ_EN Enable the package end interrupt of DMA channel 4 0: Disabled 1: Enabled
16	R/W	0x0	DMA4_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 4 0: Disabled 1: Enabled
15	/	/	/
14	R/W	0x0	DMA3_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 3 0: Disabled 1: Enabled



Offset:	Offset: 0x0000		Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description &
M. J.	My, i	ly, my	DMA3_PKG_IRQ_EN ^J
13	R/W	0x0	Enable the package end interrupt of DMA channel 3
			0: Disabled 1: Enabled
			DMA3_HLAF_IRQ_EN Enable the half package interrupt of DMA channel 3
12	R/W	0x0	0: Disabled
			1: Enabled
11	/	100	1
		X	DMA2_QUEUE_IRQ_EN
10	R/W	0x0	Enable the queue end interrupt of DMA channel 2
Mycan	lly W	OAO .	0: Disabled
AKIN	nhyl i	Kny MA	1: Enabled with with with
			DMA2_PKG_IRQ_EN
9	R/W	0x0	Enable the package end interrupt of DMA channel 2
			0: Disabled
			1: Enabled
			DMA2_HLAF_IRQ_EN
8	R/W	0x0	Enable the half package interrupt of DMA channel 2 0: Disabled
		7	1: Enabled
7	1	1	//
	,	/	DMA1_QUEUE_IRQ_EN
			Enable the queue end interrupt of DMA channel 1
630	R/W	000	0: Disabled 1905 1906 1906 1906
<i>y</i> .	4.	N.	1: Enabled
			DMA1_PKG_IRQ_EN
5	R/W	0x0	Enable the package end interrupt of DMA channel 1
	1,7 , ,	UXU	0: Disabled
			1: Enabled
			DMA1_HLAF_IRQ_EN
4	R/W	0x0	Enable the half package interrupt of DMA channel 1
			0: Disabled 1: Enabled
2	,	1	
3	/	/	/



Offset: 0x0000			Register Name: DMAC_IRQ_EN_REG0
Bit	Read/Write	Default/Hex	Description
all?	My i	les mes	DMA0_QUEUE_IRQ_EN ME ME
2	R/W	0x0	Enable the queue end interrupt of DMA channel 0
2	K/ VV	UXU	0: Disabled
			1: Enabled
			DMA0_PKG_IRQ_EN
4	D //A/		Enable the package end interrupt of DMA channel 0
1	R/W	0x0	0: Disabled
			1: Enabled
0		0x0	DMA0_HLAF_IRQ_EN
	D /\A/		Enable the half package interrupt of DMA channel 0
	R/W		0: Disabled
20			1: Enabled

3.9.6.2 0x0004 DMAC IRQ Enable Register1 (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: DMAC_IRQ_EN_REG1
Bit	Read/Write	Default/Hex	Description
31	/	1	1
			DMA15_QUEUE_IRQ_EN
30	R/W	0x0	Enable the queue end interrupt of DMA channel 15
30	N/ VV	UXU	0: Disabled
			1: Enabled
	0		DMA15_PKG_IRQ_EN
WACSE.	All Call	0x0 will	Enable the package end interrupt of DMA channel 15
29	R/W		0: Disabled
			1: Enabled
		0x0	DMA15_HALF_IRQ_EN
28	R/W		Enable the half package interrupt of DMA channel 15
20	IV VV		0: Disabled
			1: Enabled
27	/	/	/
			DMA14_QUEUE_IRQ_EN
26 R/W	D /\A/	0x0	Enable the queue end interrupt of DMA channel 14
	IN VV		0: Disabled
			1: Enabled



Offset: 0x	Offset: 0x0004		Register Name: DMAC_IRQ_EN_REG1
Bit	Read/Write	Default/Hex	Description &
25	R/W	0x0	DMA14_PKG_IRQ_EN Enable the package end interrupt of DMA channel 14 0: Disabled
24	R/W	0x0	1: Enabled DMA14_HALF_IRQ_EN Enable the half package interrupt of DMA channel 14 0: Disabled 1: Enabled
23	/	1	1
22 _M H ²⁶	R/W	0x0	DMA13_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 13 O: Disabled 1: Enabled III Enabled
21	R/W	0x0	DMA13_PKG_IRQ_EN Enable the package end interrupt of DMA channel 13 0: Disabled 1: Enabled
20	R/W	0x0	DMA13_HALF_IRQ_EN Enable the half package interrupt of DMA channel 13 0: Disabled 1: Enabled
19	1	1	
18	R/W	O×O Wy	DMA12_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 12 O: Disabled 1: Enabled
17	R/W	0x0	DMA12_PKG_IRQ_EN Enable the package end interrupt of DMA channel 12 0: Disabled 1: Enabled
16	R/W	0x0	DMA12_HALF_IRQ_EN Enable the half package interrupt of DMA channel 12 0: Disabled 1: Enabled
15	1	/	/



Offset: 0	Offset: 0x0004		Register Name: DMAC_IRQ_EN_REG1
Bit	Read/Write	Default/Hex	Description
14	R/W	0x0	DMA11_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 11 0: Disabled 1: Enabled
13	R/W	0x0	DMA11_PKG_IRQ_EN Enable the package end interrupt of DMA channel 11 0: Disabled 1: Enabled
12	R/W	0x0	DMA11_HALF_IRQ_EN Enable the half package interrupt of DMA channel 11 0: Disabled 1: Enabled
11	My 1	in with	I way may may
10	R/W	0x0	DMA10_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 10 0: Disabled 1: Enabled
9	R/W	0x0	DMA10_PKG_IRQ_EN Enable the package end interrupt of DMA channel 10 0: Disabled 1: Enabled
8 7	R/W	0x0	DMA10_HALF_IRQ_EN Enable the half package interrupt of DMA channel 10 0: Disabled 1: Enabled
6	R/W	0x0	DMA9_QUEUE_IRQ_EN Enable the queue end interrupt of DMA channel 9 0: Disabled 1: Enabled
5	R/W	0x0	DMA9_PKG_IRQ_EN Enable the package end interrupt of DMA channel 9 0: Disabled 1: Enabled

M.

My Cal.

M.



Offset: 0x0004			Register Name: DMAC_IRQ_EN_REG1
Bit	Read/Write	Default/Hex	Description
	My 1	iles mes	DMA9_HALF_IRQ_EN
4	R/W	0x0	Enable the half package interrupt of DMA channel 9
4	K/W	UXU	0: Disabled
			1: Enabled
3	/	/	1
			DMA8_QUEUE_IRQ_EN
2	D /\A/	0x0	Enable the queue end interrupt of DMA channel 8
2	R/W		0: Disabled
		630	1: Enabled
		77	DMA8_PKG_IRQ_EN
1	R/W	0.0	Enable the package end interrupt of DMA channel 8
	K/ W	0x0	0: Disabled
Mycan	NHYCO I	Utes MUT	1: Enabled when which which which
			DMA8_HALF_IRQ_EN
	D/M	0.40	Enable the half package interrupt of DMA channel 8
0	R/W	0x0	0: Disabled
		4	1: Enabled

3.9.6.3 0x0010 DMAC IRQ Pending Status Register 0 (Default Value: 0x0000_0000)

Offset: 0x	Offset: 0x0010		Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
31	1	1	
My Co.	indico.	inco. Mindo	DMA7_QUEUE_IRQ_REND IN IN IN IN
			The IRQ pending bit for the queue end interrupt of the DMA
30	R/W1C	0x0	channel 7. Write 1 to clear the pending status.
			0: No effect
			1: Pending
			DMA7_PKG_IRQ_PEND
			The IRQ pending bit for the package end interrupt of the DMA
29	R/W1C	0x0	channel 7. Write 1 to clear the pending status.
			0: No effect
			1: Pending













Offset: 0x	Offset: 0x0010		Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description &
28	R/W1C	0x0	DMA7_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 7. Write 1 to clear the pending status. 0: No effect 1: Pending
27	/	/	/
26	R/W1C	0x0	DMA6_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 6. Write 1 to clear the pending status. 0: No effect 1: Pending
25	R/W1C	0x0	DMA6_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 6. Write 1 to clear the pending status. 0: No effect 1: Pending
24	R/W1C	0x0	DMA6_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 6. Write 1 to clear the pending status. 0: No effect 1: Pending
23	/	1	
22	R/W1C	0x0	DMA5_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 5. Write 1 to clear the pending status. 0: No effect 1: Pending
21	R/W1C	0x0	DMA5_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 5. Write 1 to clear the pending status. 0: No effect 1: Pending
20	R/W1C	0x0	DMA5_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 5. Write 1 to clear the pending status. 0: No effect 1: Pending



Offset: 0x	k 0010		Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description & & &
19	if it	The Mark	1 Mars Mars Mars Mars
18	R/W1C	0x0	DMA4_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 4. Write 1 to clear the pending status. 0: No effect 1: Pending
17	R/W1C	0x0	DMA4_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 4. Write 1 to clear the pending status. 0: No effect 1: Pending
nycar 16	R/W1C	0x0	DMA4_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 4. Write 1 to clear the pending status. 0: No effect 1: Pending
15	1	/	1
14	R/W1C	0x0	DMA3_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 3. Write 1 to clear the pending status. 0: No effect 1: Pending
13,	R/W1C	0x0	DMA3_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 3. Write 1 to clear the pending status. 0: No effect 1: Pending
12	R/W1C	0x0	DMA3_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 3. Write 1 to clear the pending status. 0: No effect 1: Pending

11



Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
My Marie	in in	NA NA	DMA2_QUEUE_IRQ_PEND
10	R/W1C	0x0	The IRQ pending bit for the queue end interrupt of the DMA channel 2. Write 1 to clear the pending status. 0: No effect 1: Pending
9	R/W1C	0x0	DMA2_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 2. Write 1 to clear the pending status. 0: No effect 1: Pending
835	R/W1C	oxo where	DMA2_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 2. Write 1 to clear the pending status. 0: No effect 1: Pending
7	1	1	/
6	R/W1C	0x0	DMA1_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 1. Write 1 to clear the pending status. O: No effect 1: Pending
5	R/W1C	0x0	DMA1_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 1. Write 1 to clear the pending status. O: No effect 1: Pending
4	R/W1C	0x0	DMA1_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 1. Write 1 to clear the pending status. 0: No effect 1: Pending
3	/	/	/
2	R/W1C	0x0	DMA0_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 0. Write 1 to clear the pending status. 0: No effect 1: Pending



Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
all?	ill in	Killy Kill	DMAO_PKG_IRQ_PEND
1	R/W1C	0x0	The IRQ pending bit for the package end interrupt of the DMA channel 0. Write 1 to clear the pending status. 0: No effect 1: Pending
0	R/W1C	0x0	DMAO_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 0. Write 1 to clear the pending status. 0: No effect 1: Pending

3.9.6.4 0x0014 DMACIRQ Pending Status Register 1 (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
31	1	/	1
		1	DMA15_QUEUE_IRQ_PEND
			The IRQ pending bit for the queue end interrupt of the DMA
30	R/W1C	0x0	channel 15. Write 1 to clear the pending status.
			0: No effect
			1: Pending
			DMA15_PKG_IRQ_PEND
			The IRQ pending bit for the package end interrupt of the DMA
29	R/W1C	0x0	channel 15. Write 1 to clear the pending status.
Mess and	in Prince	Willy Visit	0: No effect with with with
			1: Pending
			DMA15_HALF_IRQ_PEND
			The IRQ pending bit for the half package interrupt of the DMA
28	R/W1C	0x0	channel 15. Write 1 to clear the pending status.
			0: No effect
			1: Pending
27	/	/	/

Car



Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
Wy	il ill	No West	DMA14_QUEUE_IRQ_PEND
26	R/W1C	0x0	The IRQ pending bit for the queue end interrupt of the DMA channel 14. Write 1 to clear the pending status. 0: No effect 1: Pending
25	R/W1C	0x0	DMA14_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 14. Write 1 to clear the pending status. 0: No effect 1: Pending
24	R/W1C	oxo whole	DMA14_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 14. Write 1 to clear the pending status. 0: No effect 1: Pending
23	1	/	/
22	R/W1C	0x0	DMA13_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 13. Write 1 to clear the pending status. 0: No effect 1: Pending
21	R/W1C	0x0	DMA13_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 13. Write 1 to clear the pending status. 0: No effect 1: Pending.
20	R/W1C	0x0	DMA13_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 13. Write 1 to clear the pending status. 0: No effect 1: Pending
19	/	/	/
18	R/W1C	0x0	DMA12_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 12. Write 1 to clear the pending status. 0: No effect 1: Pending



Offset: 0x0010			Register Name: DMAC_IRQ_PEND_REG0
Bit	Read/Write	Default/Hex	Description
My	in in	in min	DMA12_PKG_IRQ_PEND
17	R/W1C	0x0	The IRQ pending bit for the package end interrupt of the DMA channel 12. Write 1 to clear the pending status. 0: No effect 1: Pending
16	R/W1C	0x0	DMA12_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 12. Write 1 to clear the pending status. 0: No effect 1: Pending
15	1	/	/
14	R/W1C	0x0	DMA11_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 11. Write 1 to clear the pending status. 0: No effect 1: Pending
13	R/W1C	0x0	DMA11_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 11. Write 1 to clear the pending status. 0: No effect 1: Pending
12	R/W1C	0x0	DMA11_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 11. Write 1 to clear the pending status. O: No effect 1: Pending /
10	R/W1C	0x0	DMA10_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 10. Write 1 to clear the pending status. 0: No effect 1: Pending
9	R/W1C	0x0	DMA10_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 10. Write 1 to clear the pending status. 0: No effect 1: Pending



Offset:	0x0010		Register Name: DMAC_IRQ_PEND_REG0		
Bit	Read/Write	Default/Hex	Description		
My	in the	in min	DMA10_HALF_IRQ_PEND		
8	R/W1C	0x0	The IRQ pending bit for the half package interrupt of the DMA channel 10. Write 1 to clear the pending status. 0: No effect 1: Pending		
7	/	/	1		
6	R/W1C	0x0	DMA9_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 9. Write 1 to clear the pending status. 0: No effect 1: Pending		
hycar 5	R/W1C	0x0	DMA9_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 9. Write 1 to clear the pending status. 0: No effect 1: Pending		
4	R/W1C	0x0	DMA9_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 9. Write 1 to clear the pending status. O: No effect 1: Pending		
3	1	/			
2	R/W1C	0×0	DMA8_QUEUE_IRQ_PEND The IRQ pending bit for the queue end interrupt of the DMA channel 8. Write 1 to clear the pending status. O: No effect 1: Pending		
1	R/W1C	0x0	DMA8_PKG_IRQ_PEND The IRQ pending bit for the package end interrupt of the DMA channel 8. Write 1 to clear the pending status. 0: No effect 1: Pending		
0	R/W1C	0x0	DMA8_HALF_IRQ_PEND The IRQ pending bit for the half package interrupt of the DMA channel 8. Write 1 to clear the pending status. 0: No effect 1: Pending		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.9.6.5 0x0028 DMAC Auto Gating Register (Default Value: 0x0000_0000)

Offset: 0	x0028		Register Name: DMAC_AUTO_GATE_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	1
			DMA_MCLK_CIRCUIT
2	R/W	0.0	Auto gating bit of DMA MCLK interface circuit
2	K/ W	0x0	0: Auto gating enabled
			1: Auto gating disabled
		CX	DMA_COMMON_CIRCUIT
4	D /M	0.0	Auto gating bit of DMA common circuit
1	R/W	0x0	0: Auto gating enabled
NCall	, wearn	Sycar	1: Auto gating disabled of
	14,	n, n	DMA_CHAN_CIRCUIT
0	D/M	00	Auto gating bit of DMA channel circuit
0	R/W	0x0	0: Auto gating enabled
			1: Auto gating disabled

NOTE

When initializing the DMA Controller, the bit[2] should be set up.

3.9.6.6 0x0030 DMAC Status Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: DMAC_STA_REG
Bit	Bit Read/Write Default/Hex		Description
			MBUS FIFO Status
31	R	0x0	0: Empty
			1: Not Empty
30:16	/	/	/

Reel Wheel Which

41



Offset:	0x0030	Register Name: DMAC_STA_REG					
Bit	Read/Write	Default/Hex	Description	. Cal	Jess.	.car	183.
	in	the the	DMA_STATUS	No.	illy	No.	MA
			DMA Channel[15	:0] Status			
15:0	R	0x0	The meaning of e	ach bit:			
			0: Idle				
			1: Busy				

3.9.6.7 0x0100 + N*0x0040 DMAC Channel Enable Register N (Default Value: 0x0000_0000)

	Offset: 0x0100 + N*0x0040 (N = 0 to 15)			ter Name:	DMAC_EN_F	REGN	
Bit	Read/Write	Default/Hex	Descr	ription	20	20	, , , , , , , , , , , , , , , , , , ,
31:1	WACO.	The Mylico	/	NICO NICO	MY Co	WHYCO	MyCo MyCo
			DMA_	_EN			
0	R/W	0x0	DMA	Channel E	nable		
0	N/ VV	UXU	0: Dis	abled			
			1: Ena	abled			

3.9.6.8 0x0104 + N*0x0040 DMAC Channel Pause Register N (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0104 + N*0x0040		Pogi	star Nama:	DMAC_PAU	I DEGN		
(N = 0 to	(N = 0 to 15)		negi	ster Mairie.	DIVIAC_PAU	_KEGIN		
Bit	Read/Write Default/Hex		Description					
31:1	Lity Call	Negative Milyest	/	MH/Car.	whycan	"MACSE	WHACSIL	MH/Car.
			DMA	_PAUSE				
0	D ///	0x0	Pause the DMA Channel Transfer Data					
0	R/W	UXU	0: Re	sume Tran	sferring			
			1: Pa	use Transfe	erring			

1031



3.9.6.9 0x0108 + N*0x0040 DMAC Channel Descriptor Address Register N (Default Value: 0x0000_0000)

Offset: 0x0108 + N*0x0040 Register Name: DMAC_DESC_ADDR_REGN (N = 0 to 15)Bit Read/Write **Default/Hex** Description DMA_DESC_ADDR R/W 0x0 Lower 30 bits of DMA channel descriptor address 31:2 The descriptor address must be word-aligned. DMA_DESC_HIGH_ADDR Higher 2 bits of DMA channel descriptor high address 1:0 R/W 0x0 The real address is as follows. DMA Channel Descriptor Address = {bit[1:0], bit[31:2], 2'b00}

3.9.6.10 0x010C + N*0x0040 DMAC Channel Configuration Register N (Default Value: 0x0000_0000)

Offset: 0x (N = 0 to 1	010C + N*0x00)40	Register Name: DMAC_CFG_REGN
Bit	Read/Write	Default/Hex	Description
31	1	/	
			BMODE_SEL
30	R	0x0	0: Normal Mode
			1: BMODE
29:27	1	1	/
			DMA_DEST_DATA_WIDTH
			DMA Destination Data Width
26:25	R V	0x0 "H _{2g}	00: 8-bit, cer white white white
1 20.23	10	W W	01: 16-bit
			10: 32-bit
			11: 64-bit
			DMA_ADDR_MODE
24	24 R	0x0	DMA Destination Address Mode
24	IX		0: Linear Mode
			1: IO Mode

Mest



'ICSIL

Offset: 0x	010C + N*0x00	040	Register Name: DMAC_CFG_REGN
(N = 0 to 2	15)	- N - N	negister name: binae_er g_negis
Bit	Read/Write	Default/Hex	Description with with with
23:22	R	0x0	DMA_DEST_BLOCK_SIZE DMA Destination Block Size 00: 1 01: 4 10: 8 11: 16
21:16	R	0x0	DMA_DEST_DRQ_TYPE DMA Destination DRQ Type The details in DRQ Type and Port Corresponding Relation.
15:11	1	X .	/
10:9	nhyteit R	0x0	DMA_SRC_DATA_WIDTH DMA Source Data Width 00: 8-bit 10: 32-bit 11: 64-bit
8	R	0x0	DMA_SRC_ADDR_MODE DMA Source Address Mode 0: Linear Mode 1: IO Mode
7:6 M	R who are	0x0	DMA_SRC_BLOCK_SIZE DMA Source Block Size 00: 1 01: 4 10: 8 11: 16
5:0	R	0x0	DMA_SRC_DRQ_TYPE DMA Source DRQ Type The details in DRQ Type and Port Corresponding Relation.

· McSi



3.9.6.11 0x0110 + N*0x0040 DMAC Channel Current Source Address Register N (Default Value: 0x0000_0000)

Offset: 02 (N = 0 to	x0110 + N*0x0(15)	046 Me	Register Name: DMAC_CUR_SRC_REGN
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	DMA_CUR_SRC
31.0	IV.	UNU	DMA Channel Current Source Address.

3.9.6.12 0x0114 + N*0x0040 DMAC Channel Current Destination Address Register N (Default Value: 0x0000_0000)

0114 + N*0x0040 5)		Register Name: DMAC_CUR_DEST_REGN
Read/Write Default/H	lex	Description
Ri OxO	MINGS	DMA_CUR_DEST MACE TO THE DESTINATION Address.
	Read/Write Default/H	Read/Write Default/Hex

3.9.6.13 0x0118 + N*0x0040 DMAC Channel Byte Counter Left Register N (Default Value: 0x0000_0000)

	Offset: 0x0118 + N*0x0040 (N = 0 to 15)		Register Name: DMAC_BCNT_LEFT_REGN
Bit	Read/Write	Default/Hex	Description
31:25	1	1	/
24:0	R	0x0	DMA_BCNT_LEFT DMA Channel Byte Counter Left.

3.9.6.14 0x011C + N*0x0040 DMAC Channel Parameter Register N (Default Value: 0x0000_0000)

Offset: 0x011C + N*0x0040 (N = 0 to 15)		040	Register Name: DMAC_PARA_REGN
Bit	Read/Write	Default/Hex	Description
31:8	/	1	/
7:0	D	0x0	WAIT_CYC
7.0	R		Wait Clock Cycles



3.9.6.15 0x0128 + N*0x0040 DMAC Mode Register N (Default Value: 0x0000_0000)

Offset: 0x0128 + N*0x0040 (N = 0 to 15)			Register Name: DMAC_MODE_REGN
Bit	Read/Write	Default/Hex	Description
31:4	/	/	1
3 R			DMA_DST_MODE
	D /\A/	0x0	Destination Communication Mode Select
	R/W		0: Waiting mode
			1: Handshake mode
			DMA_SRC_MODE
2	D /\A/	0x0	Source Communication Mode Select
2 R/W	K/VV		0: Waiting mode
		1: Handshake mode	
1:0	Mest	Not invest	I week wheek wheek wheek wheek

3.9.6.16 0x012C + N*0x0040 DMAC Former Descriptor Address Register N (Default Value: 0x0000_0000)

Offset: 0x012C + N*0x0040 (N = 0 to 15)		040	Register Name: DMAC_FDESC_ADDR_REGN	
Bit	Read/Write	Default/Hex	Description	
			DMA_FDESC_ADDR	
31:0	R	0x0	This register is used to store the former value of DMA Channel	
			Descriptor Address Register.	

3.9.6.17 0x0130 + N*0x0040 DMAC Package Number Register N (Default Value: 0x0000_0000)

Offset: 0x0130 + N*0x0040 (N = 0 to 15)		040	Register Name: DMAC_PKG_NUM_REGN	
Bit	Read/Write Default/Hex		Description	
			DMA_PKG_NUM	
31:0	R	0x0	This register records the number of packages which has been completed in one transmission.	



3.10 Thermal Sensor Controller (THS)

3.10.1 Overview

The thermal sensors are common elements in wide range of modern system on chips (SoCs) platform. The thermal sensors are used to constantly monitor the temperature on the chip.

The thermal sensor controller (THS) embeds one thermal sensor located in the CPU. When the temperature reaches a certain thermal threshold, the thermal sensor can generate interrupts to the software to lower the temperature via the dynamic voltage and frequency scaling (DVFS) technology.


The THS has the following features:

- Temperature accuracy: ±3°C from 0°C to +100°C, ±5°C from -25°C to +125°C
- Averaging filter for thermal sensor reading
- Supports over-temperature protection interrupt and over-temperature alarm interrupt

3.10.2 Block Diagram

The following figure shows a block diagram of the THS.

Figure 3-24 THS Block Diagram



3.10.3 Functional Description

3.10.3.1 Clock Source


The THS gets one clock source: OSC24M. For details about clock configurations, refer to section 3.2 "CCU".

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.10.3.2 Timing Requirements

Figure 3-25 Thermal Sensor Timing Requirement



The following figure shows the timing requirements for the THS.

CLK IN = 24 MHz

CONV_TIME (Conversion Time) = 1/24 MHz x 14 Cycles = 0.583 us


TACQ > 1/24 MHz x 24 Cycles

THERMAL_PER > ADC_Sample_Frequency > TACQ + CONV_TIME

3.10.3.3 Interrupts

The THS has four interrupt sources: DATA_IRQ, SHUTDOWN_IRQ, ALARM_IRQ, and ALARM_OFF_IRQ. The following figure shows thermal sensor interrupt sources.

Figure 3-26 Thermal Sensor Controller Interrupt Source



DATA_IRQ: The interrupt is generated when the measured sensor_data is updated.

SHUTDOWN_IRQ: The interrupt is generated when the temperature is higher than the shutdown threshold.

ALARM_IRQ: The interrupt is generated when the temperature is higher than the Alarm_Threshold.

ALARM_OFF_IRQ: The interrupt is generated when the temperature drops to lower than the Alarm_Off_Thershold. It is triggered at the fall edge.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



3.10.3.4 THS Temperature Conversion Formula

 $T = (sensor_data - 2794)/(-14.882)$


Unit of T: Celsius degree (°C).

The sensor_data is read from the sensor data register.

3.10.4 Programming Guidelines

The initial process of the THS is as follows.

Figure 3-27 THS Initial Process



In the final test (FT) stage, the THS is calibrated through the ambient temperature, and the calibration value is written in the SID module. The following table shows the THS information in the SID.

Table 3-14 THS Information in the SID

Base Address: 0x14	Register Name: THS	
Bit	Description	
27:16	The calibration value of the T-sensor.	

Before enabling THS, read eFuse value and write the value to THS_CDATA.




Query Mode

- **Step 1** Write 0x1 to the bit[16] of THS_BGR_REG to dessert the reset.
- **Step 2** Write 0x1 to the bit[0] of THS BGR REG to open the THS clock.
- **Step 3** Write 0x2F to the bit[15:0] of THS CTRL to set the ADC acquire time.
- Step 4 Write 0x1DF to the bit[31:16] of THS CTRL to set the ADC sample frequency divider.
- **Step 5** Write 0x3A to the bit[31:12] of THS PER to set the THS work period.
- **Step 6** Write 0x1 to the bit[2] of **THS_FILTER** to enable the temperature convert filter.
- **Step 7** Write 0x1 to the bit[1:0] of **THS FILTER** to select the filter type.
- Step 8 Read THS eFuse value from SID, then write the eFuse value to THS CDATA to calibrate THS.
- Step 9 Write 0x1 to the bit[0] Of THSO EN to enable THS.
- **Step 10** Read the bit[0] of **THS DATA INTS**. If it is 1, the temperature conversion is complete.
- Step 11 Read the bit[11:0] of <u>THS_DATA</u>, and calculate the THS temperature based on section 3.10.3.4 "<u>THS</u> <u>Temperature Conversion Formula</u>".

Interrupt Mode

- **Step 1** Write 0x1 to the bit16 of THS BGR REG to dessert the reset.
- **Step 2** Write 0x1 to the bit0 of THS BGR REG to open the THS clock.
- **Step 3** Write 0x2F to the bit[15:0] of **THS_CTRL** to set the ADC acquire time.
- **Step 4** Write 0x1DF to the bit[31:16] of THS CTRL to set the ADC sample frequency divider.
- **Step 5** Write 0x3A to the bit[31:12] of THS PER to set the THS work period.
- **Step 6** Write 0x1 to the bit2 of **THS_FILTER** to enable the temperature convert filter.
- **Step 7** Write 0x1 to the bit[1:0] of **THS FILTER** to select the filter type.
- Step 8 Read THS eFuse value from SID, and then write the eFuse value to THS CDATA to calibrate THS.
- **Step 9** Write 0x1 to the bit[0] of **THS_DATA_INTC** to enable the interrupt of THS.
- **Step 10** Set interrupt interface.
- **Step 11** Put the interrupt handler address into the interrupt vector table.
- **Step 12** Write 0x1 to the bit[0] Of THSO EN to enable THS.
- **Step 13** Read the bit[0] of THS DATA INTS. If it is 1, the temperature conversion is complete.
- Step 14 Read the bit[11:0] of <u>THS_DATA</u>, and calculate the THS temperature based on section 3.10.3.4 "<u>THS_Temperature Conversion Formula</u>".





3.10.5 Register List

	Module Name	Base Address	west.	-VC8IT	west.	west.	"ACSIL
7	THS	0x02009400	M.,	M.	M,	M,	M.,

Register Name Offset		Description		
THS_CTRL	0x0000	THS Control Register		
THS_EN	0x0004	THS Enable Register		
THS_PER	0x0008	THS Period Control Register		
THS_DATA_INTC	0x0010	THS Data Interrupt Control Register		
THS_SHUT_INTC	0x0014	THS Shut Interrupt Control Register		
THS_ALARM_INTC	0x0018	THS Alarm Interrupt Control Register		
THS_DATA_INTS	0x0020	THS Data Interrupt Status Register		
THS_SHUT_INTS	0x0024	THS Shut Interrupt Status Register		
THS_ALARMO_INTS 0x0028		THS Alarm off Interrupt Status Register		
THS_ALARM_INTS	0x002C	THS Alarm Interrupt Status Register		
THS_FILTER	0x0030	THS Median Filter Control Register		
THS_ALARM_CTRL 0x0040		THS Alarm Threshold Control Register		
THS_SHUTDOWN_CTRL 0x0080		THS Shutdown Threshold Control Register		
THS_CDATA 0x00A0		THS Calibration Data		
THS_DATA 0x00C0		THS Data Register		

3.10.6 Register Description

3.10.6.1 0x0000 THS Control Register (Default Value: 0x01DF_002F)

Offset: 0x0000			Register Name: THS_CTRL
Bit	Read/Write Default/Hex		Description
	R/W	0.405	TACQ
21.16			ADC acquire time
31:16		CLK_IN/(n + 1)	
			The default value is 2 us.
15:0	R/W	0x2F	Reserved





















3.10.6.2 0x0004 THS Enable Register (Default Value: 0x0000_0000)

WACSU

Offset:	: 0x0004	nh Kali	Register Name: THS_EN
Bit	Read/Write	Default/Hex	Description
31:1	1	1	1
	R/W	0x0	THS_EN
0			Enable temperature measurement sensor
0			0: Disable
			1: Enable

3.10.6.3 0x0008 THS Period Control Register (Default Value: 0x0003_A000)

						,	,
					_	3	
				J	ij	٩	
		٩				J	
	9		٧.	•			
\	٦		٦				

Offset: 0x0008			Register Name: THS_PER			
Bit	Read/Write	Default/Hex	Description Hall Hall Hall			
	R/W	0x3A	THERMAL_PER			
21.12			Temperature measurement period			
31:12			4096*(n + 1)/CLK_IN			
			The default value is 10 ms.			
11:0	1	1	/			

3.10.6.4 0x0010 THS Data Interrupt Control Register (Default Value: 0x0000_0000)

Offset:	0x0010		Register Name: THS_DATA_INTC				
Bit	Read/Write	Default/Hex	Description				
31:1	1 MyCall	My Call	Jet Magi Magai Magai Magai Magai				
		0x0	THS_DATA_IRQ_EN				
	R/W		Enable the interrupt of sensor_data update				
0			If enabled, when the measured sensor_data is updated, it will				
			generate an interrupt.				
			0: Disabled				
			1: Enabled				

M,,



3.10.6.5 0x0014 THS Shut Interrupt Control Register (Default Value: 0x0000_0000)

WACSU

Offset: 0x0014			Register Name: THS_SHUT_INTC
Bit	Read/Write	Default/Hex	Description
31:1	/	1	1
	R/W	0x0	SHUT_INT_EN
0			Enable the shutdown interrupt for the sensor
U			0: Disabled
			1: Enabled

3.10.6.6 0x0018 THS Alarm Interrupt Control Register (Default Value: 0x0000_0000)

	~
	0.7
	0.0
. 1	\sim

Offset: 0x0018			Register Name: THS_ALARM_INTC		
Bit	Read/Write	Default/Hex	Description		
31:1	1	1	1		
0			ALARM_INT_EN		
	R/W	0x0	Enable the alarm interrupt for the sensor		
0			0: Disabled		
			1: Enabled		

3.10.6.7 0x0020 THS Data Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	0x0020		Register Name: THS_DATA_INTS
Bit	Read/Write	Default/Hex	Description
31:1	1 Whole	My Call	Age "Hage "Hage "Hage "Hage
			THS_DATA_IRQ_STS
			Indicates the pending status of the sensor's data interrupt. Write
0	R/W1C	0x0	1 to clear the pending status.
			0: No effect
			1: Pending



MA



3.10.6.8 0x0024 THS Shut Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: THS_SHUT_INTS
Bit	Read/Write	Default/Hex	Description
31:1	/	1	1
0	R/W1C	0x0	SHUT_INT_STS Indicates the pending status of the sensor's shutdown interrupt. Write 1 to clear the pending status. 0: No effect 1: Pending

3.10.6.9 0x0028 THS Alarm Off Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0028		Dream .	Register Name: THS_ALARM_INTS	Call
Bit	Read/Write	Default/Hex	Description	
31:1	1	1	1	
			ALARM_OFF_STS	
	R/W1C	0x0	Alarm interrupt off pending for sensor	
0			Write 1 to clear the pending status.	
			0: No effect	
	- 1		1: Pending	

3.10.6.10 0x002C THS Alarm Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	0x002¢	-VCM	Register Name: THS_ALARM_INTS
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
			ALARM_INT_STS
			Alarm interrupt pending for sensor
0	R/W1C	0x0	Write 1 to clear the pending status.
			0: No effect
			1: Pending



3.10.6.11 0x0030 Median Filter Control Register (Default Value: 0x0000_0001)

	- <	\
	3	١.
٠, (,0	
· ~ A.		
1611		

Offset:	0x0030	nhycer n	Register Name: THS_FILTER
Bit	Read/Write	Default/Hex	Description
31:3	/	/	1
			FILTER_EN
2	2 R/W	0.0	Filter enable
2		0x0	0: Disabled
			1: Enabled
			FILTER_TYPE
		0x1	Averaging filter type
1:0	R/W		00: 2
1:0 R/W	N/ VV		01: 4
			10: 8
Mean	incar	integer	11: 16 gr gr gr

Cal

3.10.6.12 0x0040 THS Alarm Threshold Control Register (Default Value: 0x05A0_0684)

Offset: 0x0040			Register Name: THS_ALARM_CTRL
Bit	Read/Write	Default/Hex	Description
31:28	1	1	1
27:16	R/W	0x5A0	ALARM_T_HOT Thermal sensor alarm threshold for hot temperature
15:12	1	1	
11:0	R/W	0x684	ALARM_T_HYST Thermal sensor alarm threshold for hysteresis temperature

:04C81

3.10.6.13 0x0080 THS Shutdown Threshold Control Register (Default Value: 0x0000_04E9)

Offset: 0x0080			Register Name: THS_SHUTDOWN_CTRL
Bit	Read/Write Default/Hex		Description
31:28	/	/	/
11.0	D/M 0v4F0		SHUT_T_HOT
11:0 R/W	K/VV	0x4E9	Thermal sensor shutdown threshold for hot temperature



3.10.6.14 0x00A0 THS Calibration Data Register (Default Value: 0x0000_0800)

WACSI

Offset:	0x00A0	Whitely with	Register Name: THS_CDATA	whycall	M/YCall	My Coll.
Bit	Read/Write	Default/Hex	Description			·
31:12	/	/	1			
11:0	R/W 0x	0x800	THS_CDATA	•		
11.0			Thermal sensor calibration data	a		

3.10.6.15 0x00C0 THS Data Register (Default Value: 0x0000_0000)

Offset: 0x00C0			Register Name: THS_DATA
Bit	Read/Write	Default/Hex	Description
31:12	1	1	
11:0	D NHACO	0x0	THS_DATAN AND AND AND AND AND AND AND AND AND A
11.0	K	OXU	Temperature measurement data of sensor

nh year

Megi



3.11 IOMMU

3.11.1 Overview

The I/O Memory management unit (IOMMU) is designed for product specific memory requirements. It maps the virtual address (sent by peripheral access memory) to the physical address. The IOMMU allows multiple ways to manage the location of physical address, and it can use physical address which has potentially conflict mapping for different processes to allocate memory space, and also allow application of non-continuous address mapping to continuous virtual address space.

Features:

- Supports virtual address to physical address mapping by hardware implementation
- Supports VE, CSI, DE, G2D, DI parallel address mapping
- Supports VE, CSI, DE, G2D, DI bypass function independently
- Supports VE, CSI, DE, G2D, DI prefetch independently
- Supports VE, CSI, DE, G2D, DI interrupt handing mechanism independently
- Supports 2 levels TLB (level1 TLB for special using, and level2 TLB for sharing)
- Supports TLB Fully cleared and Partially disabled
- Supports trigger PTW behavior when TLB miss
- Supports checking the permission

3.11.2 Block Diagram

The internal module of IOMMU mainly has the following parts.

Micro TLB: level 1 TLB, 64 words. Each peripheral corresponds to a TLB, which caching the level 2 page table for the peripheral.

Macro TLB: level2 TLB, 4K words. Each peripheral shares a level2 TLB for caching the level2 page table.

Prefetch Logic: Each Micro TLB corresponds to a Prefetch Logic. By monitoring each master device to predict the bus access, the secondary page table corresponding to the address to be accessed can be read from memory and stored in the secondary TLB to improve hit ratio.

PTW Logic: Page Table Walk, mainly contains PTW Cache and PTW. The PTW Cache is used to store the level1 page table; when the virtual address VA missed in the level1 and level2 TLB, it will trigger the PTW. PTW Cache can store 512 level1 page tables, that is, 512 words.

PMU: Performance Monitoring Unit, which is used to count hit efficiency and latency.





MUACSI



"WACSI



APB Interface: IOMMU register instantiation module. CPU reads and writes the IOMMU register by APB bus.

Figure 3-28 shows the internal block diagram of IOMMU.

Figure 3-28 IOMMU Block Diagram




Table 3-15 Correspondence Relation between Master and Module

Master Number	Module
Master0	VE N
Master1 11 11 11 11 11 11 11 11 11 11 11 11 1	CSI MA MA MASSA
Master2	DE
Master3	G2D
Master4	DI

3.11.3 Functional Description

3.11.3.1 Initialization

• Release the IOMMU reset signal by writing 1 to the bit[31] of the IOMMU Reset Register;



- Write the base address of the first TLB to the IOMMU Translation Table Base Register;
- Set the IOMMU Interrupt Enable Register;
 - Enable the IOMMU by configuring the IOMMU Enable Register in the final.

3.11.3.2 Address Changing

In the process of address mapping, The peripheral virtual address VA[31:12] are retrieved in the Level1 TLB, when TLB hits, the mapping finished, or they are retrieved in the Level2 TLB in the same way. If TLB hits, it will write the hit mapping to the Level1 TLB, and hits in Level1 TLB. If Level1 and Level2 TLB are retrieved fail, it will trigger the PTW. After opening peripheral bypass function by setting IOMMU Bypass Register, IOMMU will not map the address for peripheral typed the address, and it will output the virtual address as physical address. The typical scenarios are as follows.

Micro TLB hit

- **Step 1** The master device sends a transfer command to send the address to the corresponding Micro TLB, and searches the Level2 page table corresponding to virtual address;
- **Step 2** If Micro TLB hits, it will return a corresponding physical addresses and the Level2 page table of permission Index;
- **Step 3** Address transform module converts the virtual address into physical address, and checks the permissions at the same time. If pass, the transfer is completed.


Micro TLB miss, Macro TLB hit

- Step 1 The master device sends a transfer command to send the address to the corresponding Micro TLB, and searches the Level 2 page table corresponding to virtual address;
- **Step 2** If Micro TLB misses, then continue to search Macro TLB;
- Step 3 If Macro TLB hits, it will return the Level2 page table to Micro TLB;
- **Step 4** Micro TLB receives the page table and puts it to Micro TLB (if this Micro TLB is full, there will happen the replace activity), at the same time, the page table entry is sent to address translation module;
- **Step 5** Address transform module converts the virtual address into physical address, and checks the permissions at the same time. If pass, the transfer is completed.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



Micro TLB miss, Macro TLB miss, PTW Cache hit



- **Step 2** If Micro TLB misses, then continue to search Macro TLB;
- **Step 3** If Macro TLB misses, then it will send the request to the PTW to return the corresponding page table;
- **Step 4** PTW first accesses PTW Cache, confirms that the required Level1 page table exists in the PTW Cache, sends the page table to PTW logic;
- **Step 5** PTW logic returns the corresponding Level2 page table from memory page table according to Level1 page table, checks the effectiveness, and sends to Macro TLB;
- Step 6 Macro TLB stores the Level2 page table (there may happen the replace activity), and will return the Level2 page table to Micro TLB;
- Step 7 Micro TLB receives the page table entries and puts it to the Micro TLB (if this Micro TLB is full, there will happen the replace activity), and sends page table entries to address translation module;
- **Step 8** Address transform module converts the virtual address into physical address, and checks the permissions at the same time. If pass, the transfer is completed.

Micro TLB miss, Macro TLB miss, PTW Cache miss

- **Step 1** The master device sends a transfer command to send the address to the corresponding Micro TLB, and searches the Level2 page table corresponding to virtual address;
- **Step 2** If Micro TLB misses, then continue to search Macro TLB;
- **Step 3** If Macro TLB misses, there will send the request to the PTW to return the corresponding page table;
- **Step 4** PTW accesses PTW Cache, the Level1 page table is unnecessary;
- Step 5 PTW accesses memory to get the corresponding Level1 page table and stores it to the PTW Cache (there may happen the replace activity);
- **Step 6** PTW logic returns the corresponding Level2 page table from memory page table according to Level1 page table, checks the effectiveness, and sends to Macro TLB;
- Step 7 Macro TLB stores the Level2 page table (there may happen the replace activity), and returns the Level 2 page table to Micro TLB;
- **Step 8** Micro TLB receives the page table entries and puts it to the Micro TLB (if this Micro TLB is full, there will happen the replace activity), and sends page table entries to address translation module;
- **Step 9** Address transform module converts the virtual address into physical address, and checks the permissions at the same time. If pass, the transfer is completed.





Permission error

THATEL THATEL THATEL THATEL THATEL THATEL THATEL THATEL

- **Step 1** Permission checking always performs in the address conversion;
- **Step 2** Once the permission checking makes mistake, the new access of the master suspends, but continues before this access;
- **Step 3** Set the error status register;
- Step 4 Trigger interrupt.

Invalid Level1 page table

- **Step 1** Invalid Level1 page table is checked when PTW logic reads the new level page table from memory;
- Step 2 The PTW reads sequentially two page table entries from the memory (64-bit data, a complete cache line), and stores in the PTW cache;
- **Step 3** If the current page table is detected invalid, then the error flag is set, and the interrupt is triggered, the cache line need to be invalidated.

NOTE

- Invalid page table has two situations: the reading target page table from the memory is invalid; and the page table stored in PTW Cache with target page table is found to be invalid after using;
- If a page table is invalid, then the total cache line (that is two page tables) need to be invalidated.

Invalid Level2 page table

- **Step 1** Invalid Level2 page table checks when Macro TLB reads the new level page table from memory;
- **Step 2** The Macro TLB reads sequentially two page table entries from the memory (64-bit data, a complete cache line), and stores in the Macro TLB;
- **Step 3** If the current page table is detected invalid, then the error flag is set, and the interrupt is triggered, the cache line need to be invalidated.

NOTE

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




- Invalid page table has two situations: the reading target page table from the memory is invalid; and the
 page table stored in Macro TLB with target page table is found to be invalid after using.
- If a page table is invalid, then the total cache line (that is two page tables) need to be invalidated.

WAS KUN

The internal address switch process shows in Figure 3-29.

Figure 3-29 Internal Switch Process





3.11.3.3 VA-PA Mapping

My CS

in year

"WACSU

WACSU

Mcst.

Mest

Mar

W.Acst

IOMMU page table is defined as Level2 mapping, the first level is 1M address space mapping, the second level is 4K address space. This version does not support 1K, 16K and other page table size. IOMMU supports a page table only, its meaning is:

- All peripherals connected to IOMMU use the same virtual address space;
- The virtual address space of the peripherals can overlap;
- Different virtual addresses can map to the same physical address space;

Base address of the page table is defined by software, and it needs 16 KB address alignment; Page table of the Level2 table item needs 1 KB address alignment. Figure 3-30 shows a complete VA-PA address translation process.

My Car




MHCST MHCS

whycan

WACSU.

wir Y





Nege West



3.11.3.4 Clear and Invalidate TLB

MYCST

When the content of multi page tables refreshes or the address of page table changes, all VA-PA mapping which has been cached in TLB will no longer be valid, then you need configure **IOMMU TLB Flush Enable Register** to clear the TLB or PTW Cache. First suspend the access to TLB or Cache, then configure the corresponding Flush bit of **IOMMU TLB Flush Enable Register**, after the operation takes effect, the related peripherals can continue to send new access memory operations.

When some page table is invalid or incorrect mapping, you can set the TLB Invalidation relevant register to invalidate some TLB VA-PA mapping pairs. There are two modes to invalidate the TLB operation.

(1) Mode0 (Old mode)

- Step 1 Set IOMMU TLB Invalidation Mode Select Register to 0 to select mode0;
- Step 2 Write target address to IOMMU TLB Invalidation Address Register;
- Step 3 Set configuration values to IOMMU TLB Invalidation Address Mask Register, the requirements are as follows:
 - The value of IOMMU TLB Invalidation Address Mask Register cannot be less than the IOMMU
 TLB Invalidation Address Register.
 - The higher bit of **IOMMU TLB Invalidation Address Mask Register** must be continuous 1, the lower bit must be continuous 0. For example, 0xfffff000, 0xffffe000, 0xffffc000, 0xffff6000, 0xffff6000,
- Step 4 Configure IOMMU TLB Invalidation Enable Register to enable the invalid operation. Among the way to determine the invalid address is to get maximum valid bit and determine target address range by target address AND mask address. Figure 3-30 shows the process.

Mesu

whycan

My Car

MYCSIC

MYCSI

MYCan


MINGEL

MACSIL

WACSU



Figure 3-31 Invalid TLB Address Range



For example:

- a) When the value of **IQMMU TLB Invalidation Address Mask Register** is 0xFFFFF000 by default, the result of AND is target address, that is, only target address is invalid.
- b) When the value of **IOMMU TLB Invalidation Address Mask Register** is 0xFFFF0000, the value of **IOMMU TLB Invalidation Address Register** is 0xEEEE1000, then the range of target address is from 0xEEEE0000 to 0xEEEEF000.
- c) When the value of **IOMMU TLB Invalidation Address Mask Register** is 0xFFFFC000, the value of **IOMMU TLB Invalidation Address Register** is 0xEEEE8000, then the range of target address is from 0xEEEE8000 to 0xEEEEB000.
- d) When the value of **IOMMU TLB Invalidation Address Mask Register** is 0xFFFF8000, the value of **IOMMU TLB Invalidation Address Register** is 0xEEEEC000, then the range of target address is from 0xEEEE8000 to 0xEEEEF000.
- e) When the value of **IOMMU TLB Invalidation Address Mask Register** is 0xFFFFC000, the value of **IOMMU TLB Invalidation Address Register** is 0xEEEE0000, then the range of target address is from 0xEEEE0000 to 0xEEEE3000.

(2) Mode1 (New mode)

- **Step 1** Set **IOMMU TLB Invalidation Mode Select Register** to 1 to select mode1;
- Step 2 Set the starting address of invalid TLB by IOMMU TLB Invalidation Start Address Register, and set the ending address of invalid TLB by IOMMU TLB Invalidation Start Address Register;
- **Step 3** Configure **IOMMU TLB Invalidation Enable Register** to enable invalid operation, then the related TLB operation is invalidated.

MYCall

MYCO

MYCan



3.11.3.5 Clear and Invalidate PTW Cache

yes myes

Hear Mille

Whitego

"WACSU

There are two modes to invalidate the PTW cache operation.

(1) Mode0 (Old mode)

- **Step 1** Set **IOMMU PC Invalidation Mode Select Register** to 0 to select mode0;
- Step 2 Set the address register that needs to be invalidated to IOMMU PC Invalidation Address Register (the addresses need to be aligned with 1 MB);
- Step 3 Configure IOMMU PC Invalidation Enable Register to enable the invalid operation. That is, the PTW cache operation of a cacheline is invalidated.

(2) Mode1 (New mode)

- Step 1 Set IOMMU PC Invalidation Mode Select Register to 1 to select mode1;
- Step 2 Set the starting address of invalid TLB by IOMMU PTW Invalidation Start Address Register, and set the ending address of invalid TLB by IOMMU PC Invalidation Start Address Register;
- **Step 3** Configure **IOMMU PC Invalidation Enable Register** to enable invalid operation, then to invalid the related PWM cache operation is completed.

3.11.3.6 Page Table Format

Level1 Page Table

The format of Level1 page table is as follows.

inger weet whee

Figure 3-32 Level1 Page Table Format

31	10 9	2	1 0
Start address of Level2 page table		Reserved	01

Bit[31:10]: Base address of Level2 page table;

Bit[9:2]: Reserved;

Bit[1:0]: 01 is valid page table; others are fault;

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Level2 Page Table

MYCSI

The format of Level2 page table is as follows.

Mean

Acar I

in year

Man

"WACSU

Figure 3-33 Level1 Page Table Format

 31
 12
 7
 4
 1 0

 Physical base address
 ACI
 1

Bit[31:12]: Physical address of 4K address;

Bit[11:8]: Reserved;

Bit[7:4]: ACI, permission control index; correspond to permission control bit of **IOMMU Domain Authority Control Register**;

Bit[3:2]: Reserved;

Bit[1]: 1 is valid page table; 0 is fault;

Bit[0]: Reserved

West.

MYCan

lar Musar

why?

Permission Index

The read/write access control of series register such as **IOMMU Domain Authority Control Register** is as follows.

Figure 3-34 Read/Write Permission Control

13													
W	R	w	R	w	R	w	R	W	R	W	R	w	R

Bit[1:0]/Bit[17:16]: Master0 read/write permission control;

Bit[3:2]/Bit[19:18]: Master1 read/write permission control;

ol; _{in}

"WACSU

MYCSI

ACSIL

Bit[5:4]/Bit[21:20]: Master2 read/write permission control;

Bit[7:6]/Bit[23:22]: Master3 read/write permission control;

Bit[9:8]/Bit[25:24]: Master4 read/write permission control;

Bit[11:10]/Bit[27:26]: Master5 read/write permission control;

Bit[13:12]/Bit[29:28]: Master6 read/write permissiom control.

The value of **IOMMU Domain Authority Control Register** is read-only by default. Other registers can configure through system requirement. In address switch process, the corresponding relation between ACI and Domain is as follows.



Table 3-16 Relation between ACI and Domain

AÇI 🦟	Domain	Register &
NO ME	Domain 0 with	IOMMU Domain Authority Control Register 0
1	Domain 1	IOMMU Domain Authority Control Register 0
2	Domain 2	IOMMU Domain Authority Control Register 1
3	Domain 3	IOMMU Domain Authority Control Register 1
4	Domain 4	IOMMU Domain Authority Control Register 2
5	Domain 5	IOMMU Domain Authority Control Register 2
6	Domain 6	IOMMU Domain Authority Control Register 3
7	Domain 7	IOMMU Domain Authority Control Register 3
8	Domain 8	IOMMU Domain Authority Control Register 4
9	Domain 9	IOMMU Domain Authority Control Register 4
10	Domain 10	IOMMU Domain Authority Control Register 5
11 ,in	Domain 11 M	IOMMU Domain Authority Control Register 5
12	Domain 12	IOMMU Domain Authority Control Register 6
13	Domain 13	IOMMU Domain Authority Control Register 6
14	Domain 14	IOMMU Domain Authority Control Register 7
15	Domain 15	IOMMU Domain Authority Control Register 7

After enabled **IOMMU Domain Authority Overwrite Register**, the read/write control permission can override all **IOMMU Domain Authority Control Register**.

3.11.4 Programming Guidelines

3:11.4.1 Resetting IOMMU

Before the IOMMU module software reset operation, make sure IOMMU is never opened, or all bus operations are completed, or DRAM and peripherals already open the corresponding switch, to shield the influence of IOMMU reset.

3.11.4.2 Enabling IOMMU

Before opening the IOMMU address mapping function, the **Translation Table Base Register** should be correctly configured, or all the masters are in the bypass state, or all the masters do not send the bus command.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.11.4.3 Configuring TTB

WACSI,

Operating the register must close the address mapping function of IOMMU, that is, the IOMMU_ENABLE_REG[0] is 0; or the bypass function of all masters is set to 1; or the state of the TX bus command is none.

3.11.4.4 Clearing TTB

In the Flush operation, all TLB/Cache access will be suspended; but the operation entered the TLB will continue to complete before the Flush starts.

3.11.4.5 Reading/Writing VA Data

For target virtual address, read and write the corresponding physical address data to make sure whether IOMMU module address mapping function is normal. First, make sure to read or write, and then configure the target virtual address or write data, then start to read or write function, check whether the results are as expected after the operation is finished.

3.11.4.6 Using PMU Statistics Function

When PMU function is used for the first time, set **IOMMU PMU Enable Register** to enable statistics function; when reading the relevant Register, clear the enable bit of **IOMMU PMU Enable Register**; when PMU function is used next time, first **IOMMU PMU Clear Register** is set, after counter is cleared, set the enable bit of **IOMMU PMU Enable Register**.

Given a Level 2 page table administers continuous 4 KB address, if Micro TLB misses in continuous virtual address, there may need to return a Level 2 page table to hit from Macro TLB; but the hit number is not recorded in the Macro TLB hit and Micro TLB hit related register. So the true hit rate calculation is as follows:

Hit Rate = N1/M1 + (1-N1/M1)*N2/M2

N1: Micro TLB hit number

M1: Micro TLB access number
N2: Macro TLB hit number
M2: Macro TLB access number



3.11.5 Register List

	Module Name	785.	.6	Base Address	783.	783.	783.	785.
14	TOMMU WATER	M	My	0x02010000	ship.	Kily	ship.	in

Register Name	Offset	Description
IOMMU_RESET_REG	0x0010	IOMMU Reset Register
IOMMU_ENABLE_REG	0x0020	IOMMU Enable Register
IOMMU_BYPASS_REG	0x0030	IOMMU Bypass Register
IOMMU_AUTO_GATING_REG	0x0040	IOMMU Auto Gating Register
IOMMU_WBUF_CTRL_REG	0x0044	IOMMU Write Buffer Control Register
IOMMU_OOO_CTRL_REG	0x0048	IOMMU Out of Order Control Register
IOMMU_4KB_BDY_PRT_CTRL_REG	0x004C	IOMMU 4KB Boundary Protect Control Register
IOMMU_TTB_REG	0x0050	IOMMU Translation Table Base Register
IOMMU_TLB_ENABLE_REG	0x0060 ^{n/c}	IOMMU TLB Enable Register
IOMMU_TLB_PREFETCH_REG	0x0070	IOMMU TLB Prefetch Register
IOMMU_TLB_FLUSH_ENABLE_REG	0x0080	IOMMU TLB Flush Enable Register
IOMMU_TLB_IVLD_MODE_SEL_REG	0x0084	IOMMU TLB Invalidation Mode Select Register
IOMMU_TLB_IVLD_STA_ADDR_REG	0x0088	IOMMU TLB Invalidation Start Address Register
IOMMU_TLB_IVLD_END_ADDR_REG	0x008C	IOMMU TLB Invalidation End Address Register
IOMMU_TLB_IVLD_ADDR_REG	0x0090	IOMMU TLB Invalidation Address Register
IOMMU_TLB_IVLD_ADDR_MASK_REG	0x0094	IOMMU TLB Invalidation Address Mask Register
IOMMU_TLB_IVLD_ENABLE_REG	0x0098	IOMMU TLB Invalidation Enable Register
IOMMU_PC_IVLD_MODE_SEL_REG	0x009C	IOMMU PC Invalidation Mode Select Register
IOMMU_PC_IVLD_ADDR_REG	0x00A0	IOMMU PC Invalidation Address Register
TOMMU_PC_IVLD_STA_ADDR_REG	0x00A4	IOMMU PC Invalidation Start Address Register
IOMMU_PC_IVLD_ENABLE_REG	0x00A8	IOMMU PC Invalidation Enable Register
IOMMU_PC_IVLD_END_ADDR_REG	0x00AC	IOMMU PC Invalidation End Address Register
IOMMU_DM_AUT_CTRL0_REG	0x00B0	IOMMU Domain Authority Control 0 Register
IOMMU_DM_AUT_CTRL1_REG	0x00B4	IOMMU Domain Authority Control 1 Register
IOMMU_DM_AUT_CTRL2_REG	0x00B8	IOMMU Domain Authority Control 2 Register
IOMMU_DM_AUT_CTRL3_REG	0x00BC	IOMMU Domain Authority Control 3 Register
IOMMU_DM_AUT_CTRL4_REG	0x00C0	IOMMU Domain Authority Control 4 Register
IOMMU_DM_AUT_CTRL5_REG	0x00C4	IOMMU Domain Authority Control 5 Register
IOMMU_DM_AUT_CTRL6_REG	0x00C8	IOMMU Domain Authority Control 6 Register

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Register Name	Offset	Description
IOMMU_DM_AUT_CTRL7_REG	0x00CC	IOMMU Domain Authority Control 7 Register
OMMU_DM_AUT_OVWT_REG	0x00D0%	IOMMU Domain Authority Overwrite Register
IOMMU_INT_ENABLE_REG	0x0100	IOMMU Interrupt Enable Register
IOMMU_INT_CLR_REG	0x0104	IOMMU Interrupt Clear Register
IOMMU_INT_STA_REG	0x0108	IOMMU Interrupt Status Register
IOMMU_INT_ERR_ADDRO_REG	0x0110	IOMMU Interrupt Error Address 0 Register
IOMMU_INT_ERR_ADDR1_REG	0x0114	IOMMU Interrupt Error Address 1 Register
IOMMU_INT_ERR_ADDR2_REG	0x0118	IOMMU Interrupt Error Address 2 Register
IOMMU_INT_ERR_ADDR3_REG	0x011C	IOMMU Interrupt Error Address 3 Register
IOMMU_INT_ERR_ADDR4_REG	0x0120	IOMMU Interrupt Error Address 4 Register
IOMMU_INT_ERR_ADDR5_REG	0x0124	IOMMU Interrupt Error Address 5 Register
IOMMU_INT_ERR_ADDR6_REG	0x0128	IOMMU Interrupt Error Address 6 Register
OMMU_INT_ERR_ADDR7_REG	0x0130	IOMMU Interrupt Error Address Register
IOMMU_INT_ERR_ADDR8_REG	0x0134	IOMMU Interrupt Error Address 8 Register
IOMMU_INT_ERR_DATAO_REG	0x0150	IOMMU Interrupt Error Data 0 Register
IOMMU_INT_ERR_DATA1_REG	0x0154	IOMMU Interrupt Error Data 1 Register
IOMMU_INT_ERR_DATA2_REG	0x0158	IOMMU Interrupt Error Data 2 Register
IOMMU_INT_ERR_DATA3_REG	0x015C	IOMMU Interrupt Error Data 3 Register
IOMMU_INT_ERR_DATA4_REG	0x0160	IOMMU Interrupt Error Data 4 Register
IOMMU_INT_ERR_DATA5_REG	0x0164	IOMMU Interrupt Error Data 5 Register
IOMMU_INT_ERR_DATA6_REG	0x0168	IOMMU Interrupt Error Data 6 Register
IOMMU_INT_ERR_DATA7_REG	0x0170	IOMMU Interrupt Error Data 7 Register
IOMMU_INT_ERR_DATA8_REG	0x0174	IOMMU Interrupt Error Data 8 Register
JOMMU_L1PG_INT_REG	0x0180	IOMMUL1 Page Table Interrupt Register
IOMMU_L2PG_INT_REG	0x0184	IOMMU L2 Page Table Interrupt Register
IOMMU_VA_REG	0x0190	IOMMU Virtual Address Register
IOMMU_VA_DATA_REG	0x0194	IOMMU Virtual Address Data Register
IOMMU_VA_CONFIG_REG	0x0198	IOMMU Virtual Address Configuration Register
IOMMU_PMU_ENABLE_REG	0x0200	IOMMU PMU Enable Register
IOMMU_PMU_CLR_REG	0x0210	IOMMU PMU Clear Register
IOMMU_PMU_ACCESS_LOW0_REG	0x0230	IOMMU PMU Access Low 0 Register
IOMMU_PMU_ACCESS_HIGHO_REG	0x0234	IOMMU PMU Access High 0 Register
IOMMU_PMU_HIT_LOW0_REG	0x0238	IOMMU PMU Hit Low 0 Register
IOMMU_PMU_HIT_HIGH0_REG	0x023C	IOMMU PMU Hit High 0 Register



Register Name	Offset	Description
IOMMU_PMU_ACCESS_LOW1_REG	0x0240	IOMMU PMU Access Low 1 Register
NOMMU_PMU_ACCESS_HIGH1_REG	0x0244	IOMMU PMU Access High 1 Register
IOMMU_PMU_HIT_LOW1_REG	0x0248	IOMMU PMU Hit Low 1 Register
IOMMU_PMU_HIT_HIGH1_REG	0x024C	IOMMU PMU Hit High 1 Register
IOMMU_PMU_ACCESS_LOW2_REG	0x0250	IOMMU PMU Access Low 2 Register
IOMMU_PMU_ACCESS_HIGH2_REG	0x0254	IOMMU PMU Access High 2 Register
IOMMU_PMU_HIT_LOW2_REG	0x0258	IOMMU PMU Hit Low 2 Register
IOMMU_PMU_HIT_HIGH2_REG	0x025C	IOMMU PMU Hit High 2 Register
IOMMU_PMU_ACCESS_LOW3_REG	0x0260	IOMMU PMU Access Low 3 Register
IOMMU_PMU_ACCESS_HIGH3_REG	0x0264	IOMMU PMU Access High 3 Register
IOMMU_PMU_HIT_LOW3_REG	0x0268	IOMMU PMU Hit Low 3 Register
IOMMU_PMU_HIT_HIGH3_REG	0x026C	IOMMU PMU Hit High 3 Register
OMMU_PMU_ACCESS_LOW4_REG	0x0270	IOMMU PMU Access Low 4 Register
IOMMU_PMU_ACCESS_HIGH4_REG	0x0274	IOMMU PMU Access High 4 Register
IOMMU_PMU_HIT_LOW4_REG	0x0278	IOMMU PMU Hit Low 4 Register
IOMMU_PMU_HIT_HIGH4_REG	0x027C	IOMMU PMU Hit High 4 Register
IOMMU_PMU_ACCESS_LOW5_REG	0x0280	IOMMU PMU Access Low 5 Register
IOMMU_PMU_ACCESS_HIGH5_REG	0x0284	IOMMU PMU Access High 5 Register
IOMMU_PMU_HIT_LOW5_REG	0x0288	IOMMU PMU Hit Low 5 Register
IOMMU_PMU_HIT_HIGH5_REG	0x028C	IOMMU PMU Hit High 5 Register
IOMMU_PMU_ACCESS_LOW6_REG	0x0290	IOMMU PMU Access Low 6 Register
IOMMU_PMU_ACCESS_HIGH6_REG	0x0294	IOMMU PMU Access High 6 Register
IOMMU_PMU_HIT_LOW6_REG	0x0298	IOMMU PMU Hit Low 6 Register
JOMMU_PMU_HIT_HIGH6_REG	0x029C	IOMMUPMU Hit High 6 Register
IOMMU_PMU_ACCESS_LOW7_REG	0x02D0	IOMMU PMU Access Low 7 Register
IOMMU_PMU_ACCESS_HIGH7_REG	0x02D4	IOMMU PMU Access High 7 Register
IOMMU_PMU_HIT_LOW7_REG	0x02D8	IOMMU PMU Hit Low 7 Register
IOMMU_PMU_HIT_HIGH7_REG	0x02DC	IOMMU PMU Hit High 7 Register
IOMMU_PMU_ACCESS_LOW8_REG	0x02E0	IOMMU PMU Access Low 8 Register
IOMMU_PMU_ACCESS_HIGH8_REG	0x02E4	IOMMU PMU Access High 8 Register
IOMMU_PMU_HIT_LOW8_REG	0x02E8	IOMMU PMU Hit Low 8 Register
IOMMU_PMU_HIT_HIGH8_REG	0x02EC	IOMMU PMU Hit High 8 Register
IOMMU_PMU_TL_LOW0_REG	0x0300	IOMMU Total Latency Low 0 Register
IOMMU_PMU_TL_HIGHO_REG	0x0304	IOMMU Total Latency High 0 Register



Register Name	Offset	Description
IOMMU_PMU_MLO_REG	0x0308	IOMMU Max Latency 0 Register
OMMU_PMU_TL_LOW1_REG	0x0310	IOMMU Total Latency Low 1 Register
IOMMU_PMU_TL_HIGH1_REG	0x0314	IOMMU Total Latency High 1 Register
IOMMU_PMU_ML1_REG	0x0318	IOMMU Max Latency 1 Register
IOMMU_PMU_TL_LOW2_REG	0x0320	IOMMU Total Latency Low 2 Register
IOMMU_PMU_TL_HIGH2_REG	0x0324	IOMMU Total Latency High 2 Register
IOMMU_PMU_ML2_REG	0x0328	IOMMU Max Latency 2 Register
IOMMU_PMU_TL_LOW3_REG	0x0330	IOMMU Total Latency Low 3 Register
IOMMU_PMU_TL_HIGH3_REG	0x0334	IOMMU Total Latency High 3 Register
IOMMU_PMU_ML3_REG	0x0338	IOMMU Max Latency 3 Register
IOMMU_PMU_TL_LOW4_REG	0x0340	IOMMU Total Latency Low 4 Register
IOMMU_PMU_TL_HIGH4_REG	0x0344	IOMMU Total Latency High 4 Register
OMMU_PMU_ML4_REG	0x0348	IOMMU Max Latency 4 Register
IOMMU_PMU_TL_LOW5_REG	0x0350	IOMMU Total Latency Low 5 Register
IOMMU_PMU_TL_HIGH5_REG	0x0354	IOMMU Total Latency High 5 Register
IOMMU_PMU_ML5_REG	0x0358	IOMMU Max Latency 5 Register
IOMMU_PMU_TL_LOW6_REG	0x0360	IOMMU Total Latency Low 6 Register
IOMMU_PMU_TL_HIGH6_REG	0x0364	IOMMU Total Latency High 6 Register
IOMMU_PMU_ML6_REG	0x0368	IOMMU Max Latency 6 Register

3.11.6 Register Description

3,11.6.1 0x0010 IOMMU Reset Register (Default Value: 0x8003_007F)

Offset: 0x0010			Register Name: IOMMU_RESET _REG
Bit	Read/Write	Default/Hex	Description
	31 R/W 0x1		IOMMU_RESET
		0x1	IOMMU Software Reset Switch
			0: Set reset signal
31			1: Release reset signal
			Before IOMMU software reset operation, ensure IOMMU never
			be opened; or all bus operations are completed; or DRAM and
			the peripherals have opened the corresponding switch, for
			shielding the effects of IOMMU reset.
30:18	/	/	



Offset: 0x0010			Register Name: IOMMU_RESET _REG
Bit	Read/Write	Default/Hex	Description
West	Mylest	intest in	PC_RST IN COLUMN IN THE
			PTW Cache Reset
			PTW Cache address convert lane software reset switch.
17	R/W	0x1	0: Set reset signal
			1: Release reset signal
			When PTW Cache occurs abnormal, the bit is used to reset PTW
			Cache individually.
			MTLB_RST
			Macrotlb Reset
		CX	Macro TLB address convert lane software reset switch.
16	R/W	0x1	0: Set reset signal
		21,	1: Release reset signal
nycan	185	can	When PTW Cache occurs abnormal, the bit is used to reset PTW
My I	Will	in sin	Cache individually. In the second sec
15:7	1	/	1
			M6_RST
			Master6 Reset
			Master6 address convert lane software reset switch.
6	R/W	0x1	0: Set reset signal
	11,7 00	OXI	1: Release reset signal
			When Master6 occurs abnormal, the bit is used to reset PTW
			Cache individually.
			Note: This bit is not used.
			M5_RST
			Master5 Reset
Mesic	Most	Which whi	Master5 address convert lane software reset switch.
5	R/W	0x1	0: Set reset signal
			1: Release reset signal
			When Master5 occurs abnormal, the bit is used to reset PTW
			Cache individually.
			M4_RST
			Master4 Reset
			Master4 address convert lane software reset switch.
4	R/W	0x1	0: Set reset signal
			1: Release reset signal
			When Master4 occurs abnormal, the bit is used to reset PTW
			Cache individually.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0)x0010		Register Name: IOMMU_RESET _REG
Bit	Read/Write	Default/Hex	Description
W. Car.	MASS	My Mil	M3_RST_M ² M ²
			Master3 address convert lane software reset switch.
3	R/W	0x1	0: Set reset signal
			1: Release reset signal
			When Master3 occurs abnormal, the bit is used to reset PTW Cache individually.
			M2_RST
			Master2 Reset
		CX	Master2 address convert lane software reset switch.
2	R/W	0x1	0: Set reset signal
		λV	1: Release reset signal
hycan	nitycati	White Wh	When Master2 occurs abnormal, the bit is used to reset PTW Cache individually.
			M1_RST
`			Master1 Reset
			Master1 address convert lane software reset switch.
1	R/W	0x1	0: Set reset signal
		1	1: Release reset signal
			When Master1 occurs abnormal, the bit is used to reset PTW
			Cache individually.
			M0_RST
			Master0 Reset
	- 6		Master0 address convert lane software reset switch.
0	R/W	0x1	0: Set reset signal
Man	MACSE	Which whi	1: Release reset signal When MasterO occurs abnormal, the bit is used to reset PTW
			Cache individually.

3.11.6.2 0x0020 IOMMU Enable Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: IOMMU_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	1	/
			ENABLE
0	R/W	0x0	IOMMU module enable switch
			0: Disable IOMMU



Offset: 0x0020			Register Name: IOMMU_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
W/Coll.	whycol	My Car	1: Enable IOMMU Mark Mark Mark
			Before IOMMU address mapping function opens, configure the
			Translation Table Base register; or ensure all masters are in
			bypass status or no the status of sending bus demand(such as
			reset)

3.11.6.3 0x0030 IOMMU Bypass Register (Default Value: 0x0000_007F)

Offset: 0	x0030	6 30	Register Name: IOMMU_BYPASS_REG
Bit	Read/Write	Default/Hex	Description
31:7	1	1	1
AHICOT	white	White while	M6_BP Master6 bypass switch After bypass function is opened, IOMMU can not map the
6	R/W	0x1	address of Master6 sending, and directly output the virtual
			address to MBUS as physical address.
			0: Disable bypass function
			1: Enable bypass function
			Note: The bit is not used.
			M5_BP
			Master5 bypass switch
			After bypass function is opened, IOMMU can not map the
5	R/W	0x1	address of Master5 sending, and directly output the virtual
			address to MBUS as physical address.
			0: Disable bypass function
Man	anycan	mycan my	1: Enable bypass function
		4.	M4_BP
			Master4 bypass switch
			After bypass function is opened, IOMMU can not map the
4	R/W	0x1	address of Master4 sending, and directly output the virtual
			address to MBUS as physical address.
			0: Disable bypass function
	_		1: Enable bypass function
2	D /\A/	0v1	M3_BP
3	R/W	0x1	Master3 bypass switch

My Car



Offset: 0	0x0030		Register Name: IOMMU_BYPASS_REG
Bit	Read/Write	Default/Hex	Description
	WHEST.	M. M. M.	After bypass function is opened, OMMU can not map the address of Master3 sending, and directly output the virtual address to MBUS as physical address. 0: Disable bypass function 1: Enable bypass function
2	R/W	0x1	M2_BP Master2 bypass switch After bypass function is opened, IOMMU can not map the address of Master2 sending, and directly output the virtual address to MBUS as physical address. 0: Disable bypass function 1: Enable bypass function
Mycar	nibeat	nichten nich	M1_BP Master1 bypass switch After bypass function is opened, IOMMU can not map the
1	R/W	0x1	address of Master1 sending, and directly output the virtual address to MBUS as physical address. 0: Disable bypass function 1: Enable bypass function
0	R/W	0x1	MO_BP MasterO bypass switch After bypass function is opened, IOMMU can not map the address of MasterO sending, and directly output the virtual address to MBUS as physical address. O: Disable bypass function 1: Enable bypass function

NOTE

- Operating the register belongs to non-accurate timing sequence control function. That is, before the
 function is valid, master operation will complete address mapping function, and any subsequent operation
 will not perform address mapping.
- It is suggested that master is in reset state or in no any bus operation before operating the register.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.11.6.4 0x0040 IOMMU Auto Gating Register (Default Value: 0x0000_0001)

Offset: 0x0040			Register Name: IOMMU_AUTO_GATING_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	
			IOMMU_AUTO_GATING IOMMU circuit auto gating control
0	R/W	0x1	The purpose is to decrease power consumption of the module.
			0: Disable auto gating function
			1: Enable auto gating function

3.11.6.5 0x0044 IOMMU Write Buffer Control Register (Default Value: 0x0000_007F)

Offset: 0	0x0044	Or.	Register Name: IOMMU_WBUF_CTRL_REG
Bit	Read/Write	Default/Hex	Description and and and
31:7	1	/	1
6	R/W	0x1	Reserved
5	R/W	0x1	Reserved
4	R/W	0x1	Reserved
3	R/W	0x1	Reserved
2	R/W	0x1	Reserved
1	R/W	0x1	Reserved
0	R/W	0x1	Reserved

3.11.6.6 0x0048 IOMMU Out Of Order Control Register (Default Value: 0x0000_007F)

Offset: 0x0048			Register Name: IOMMU_OOO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
		0x1	M6_000_CTRL
	R/W		Master6 out-of-order control bit
6			0: Disable out-of-order
			1: Enable out-of-order
			Note: This bit is not used.
5	R/W	0x1	M5_OOO_CTRL
			Master5 out-of-order control bit



Offset:	0x0048		Register Name: IOMMU_OOO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
Mycol.	MyCol	My Roll Mil	1: Enable out-of-order
4	R/W	0x1	M4_OOO_CTRL Master4 out-of-order control bit 0: Disable out-of-order 1: Enable out-of-order
3	R/W	0x1	M3_OOO_CTRL Master3 out-of-order control bit 0: Disable out-of-order 1: Enable out-of-order
2 Maria	R/W	0×1	M2_OOO_CTRL Master2 out-of-order control bit 0: Disable out-of-order 1: Enable out-of-order
1	R/W	0x1	M1_OOO_CTRL Master1 out-of-order control bit 0: Disable out-of-order 1: Enable out-of-order
0	R/W	0x1	M0_OOO_CTRL Master0 out-of-order control bit 0: Disable out-of-order 1: Enable out-of-order

3.11.6.7 0x004C IOMMU 4KB Boundary Protect Control Register (Default Value: 0x0000_007F)



When the virtual address sent by master is over the 4 KB boundary, 4 KB protection unit will split it into two serial access.

Offset: 0x004C			Register Name: IOMMU_4KB_BDY_PRT_CTRL_REG
Bit	Read/Write Default/Hex		Description
31:7	/	/	/



Offset:	0x004C		Register Name: IOMMU_4KB_BDY_PRT_CTRL_REG
Bit	Read/Write	Default/Hex	Description
Mycali	MYCOR	MYCOR MY	M6_4KB_BDY_PRT_CTRE
			Master6 4 KB boundary protect control bit
6	R/W	0x1	0: Disable 4 KB boundary protect
			1: Enable 4 KB boundary protect
			Note: This bit is not used.
			M5_4KB_BDY_PRT_CTRL
_	D /\A/	0v1	Master4 4 KB boundary protect control bit
5	R/W	0x1	0: Disable 4 KB boundary protect
			1: Enable 4 KB boundary protect
		CX	M4_4KB_BDY_PRT_CTRL
4	D/M	0.1	Master4 4 KB boundary protect control bit
4	R/W	0x1	0: Disable 4 KB boundary protect
VC3U	JEST	year	ி: Enable 4 KB boundary protect
34,	n,	ny, my	M3_4KB_BDY_PRT_CTRL
,	DAM		Master3 4 KB boundary protect control bit
3	R/W	0x1	0: Disable 4 KB boundary protect
			1: Enable 4 KB boundary protect
			M2_4KB_BDY_PRT_CTRL
. /	D/W		Master2 4 KB boundary protect control bit
2	R/W	0x1	0: Disable 4 KB boundary protect
			1: Enable 4 KB boundary protect
			M1_4KB_BDY_PRT_CTRL
1	D/M	01	Master1 4 KB boundary protect control bit
1	R/W	0x1	0: Disable 4 KB boundary protect
20	20	200	1: Enable 4 KB boundary protect
WHO I	MAG	My Mh	MO_4KB_BDY_PRT_CTRL
	D /\A/	0.4	Master0 4 KB boundary protect control bit
0	R/W	0x1	0: Disable 4 KB boundary protect
			1: Enable 4 KB boundary protect
		1	ı

3.11.6.8 0x0050 IOMMU Translation Table Base Register (Default Value: 0x0000_0000)

Offset: 0x0050			Register Name: IOMMU_TTB_REG
Bit	Read/Write	Default/Hex	Description
31:14	R/W	0x0	ттв
31:14			Translation Table Base



Offset: 0x0050			Register Name: IOMMU_TTB_REG
Bit	Read/Write	Default/Hex	Description
Mycsi.	"My Coll.	My Coli.	Level1 page table starting address, aligned to 16 KB.
			When operating the register, IOMMU address mapping function
			must be closed, namely IOMMU_ENABLE_REG is 0; Or Bypass
			function of all main equipment is set to 1, or no the state of
			transfer bus commands (such as setting).
13:0	/	/	1

3.11.6.9 0x0060 IOMMU TLB Enable Register (Default Value: 0x0003_007F)

Offset: 0	Offset: 0x0060		Register Name: IOMMU_TLB_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	1	
MACSI	Whitest	White why	PTW_CACHE_ENABLE TO THE TOTAL THE STATE OF T
17	D //A/	0x1	PTW Cache enable bit
17	R/W	UXI	0: Disable
			1: Enable
			MACRO_TLB_ENABLE
16	R/W	0x1	Macro TLB enable bit
10	r/vv	UXI	0: Disable
			1: Enable
15:7	1	1	1
			MICRO_TLB6_ENABLE
6	D /\A/	0.1	Micro TLB6 enable bit
В	R/W	0x1	0: Disable
CACSIC		integer int	1: Enable of which were
*	R	20 10	MICRO_TLB5_ENABLE
5	R/W	0x1	Micro TLB5 enable bit
	R/W		0: Disable
			1: Enable
			MICRO_TLB4_ENABLE
4	R/W	0v1	Micro TLB4 enable bit
4	IN VV	0x1	0: Disable
			1: Enable
			MICRO_TLB3_ENABLE
3	R/W	0x1	Micro TLB3 enable bit
			0: Disable



Offset: 0x0060			Register Name: IOMMU_TLB_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
WASSI	"MACSI"	anycoli.	1: Enable Heart Hard Hard Hard
			MICRO_TLB2_ENABLE
2	D /\\	0v1	Micro TLB2 enable bit
2	R/W	0x1	0: Disable
			1: Enable
			MICRO_TLB1_ENABLE
	D //A/		Micro TLB1 enable bit
1	R/W	0x1	0: Disable
			1: Enable
		CX	MICRO_TLBO_ENABLE
0	D/W		Micro TLB0 enable bit
0	R/W	0x1	0: Disable
20	100		A: Fnahle

3.11.6.10 0x0070 IOMMU TLB Prefetch Register (Default Value: 0x0000_0000)

Offset: 0x0070			Register Name: IOMMU_TLB_PREFETCH_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	/	/
			PF_VL_PT_TO_PC
			Prefetch Value Pagetable to PTW Cache
17	R/W	0x1	0: Disable
17	Tty VV	OXI	1: Enable
CAL.	. Sol	Mest.	If the function is enabled, the prefetch function will not update the invalid Level 1 page table to PTW cache.
r _{CA}	MA	Why Why	441, 441, 441, 441, 441,
			PF_VL_PT_TO_MT
			Prefetch Value Pagetable to Macro TLB
16	R/W	0x1	0: Disable
	.,,	OXI	1: Enable
			If the function is enabled, the prefetch function will not update
			the invalid Level2 page table to Macro TLB.
15:7	/	1	/
			MI_TLB6_PF
6	R/W	0x0	Micro TLB6 prefetch enable
6			0: Disable
			1: Enable



Offset	: 0x0070		Register Name: IOMMU_TLB_PREFETCH_REG
Bit	Read/Write	Default/Hex	Description
MyColi	My Call.	My My	MI_TLB5_4PF MY MY MY MY MY
5	R/W	0x0	Micro TLB5 prefetch enable
	11,700	OAO	0: Disable
			1: Enable
			MI_TLB4_PF
4	R/W	0x0	Micro TLB4 prefetch enable
4	IN, VV	OXO	0: Disable
			1: Enable
			MI_TLB3_PF
		CX	Micro TLB3 prefetch enable
3	R/W	0x0	0: Disable
	IV, VV	OAO	1: Enable
Whiteau	whitear	White whi	Note: If G2D accesses DDR, it is suggested that disable the prefetch function.
			MI_TLB2_PF
	D/M	0.0	Micro TLB2 prefetch enable
2	R/W	0x0	0: Disable
			1: Enable
			MI_TLB1_PF
1	R/W	0x0	Micro TLB1 prefetch enable
1	R/VV		0: Disable
			1: Enable
			MI_TLB0_PF
	D ///	. /	Micro TLB0 prefetch enable
0	R/W	0x0	0: Disable
MUNCON	whycai	whycan whi	1: Enable He He He He He

3.11.6.11 0x0080 IOMMU TLB Flush Enable Register (Default Value: 0x0000_0000)

When performing flush operations, all TLB/Cache access will be paused.

Before flush starts, the operation that has entered TLB continues to complete.

Offset: 0x0080			Register Name: IOMMU_TLB_FLUSH_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17	R/WAC	0x0	PC_FS
1/	II) WAC	UNU .	PTW Cache Flush



Offset: 0)x0080		Register Name: IOMMU_TLB_FLUSH_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
Mesi	MyCon	108	Clear PTW Cache My Mark My Cache
a)	M	The The	0: No clear operation or clear operation is completed
			1: Enable clear operation
			After the Flush operation is completed, the bit can clear
			automatically.
			MA_TLB_FS
			Macro TLB Flush
			Clear Macro TLB
16	R/WAC	0x0	0: No clear operation or clear operation is completed
		C30	1: Enable clear operation
		*1	After the Flush operation is completed, the bit can clear
			automatically.
15:7	1,00	1	
MAG	NING	My M	MI_TLB6_FS MY MY MY
			Micro TLB6 Flush
`			Clear Micro TLB6
6	R/WAC	0x0	0: No clear operation or clear operation is completed
			1: Enable clear operation
		1	After the Flush operation is completed, the bit can clear
			automatically.
			MI_TLB5_FS
			Micro TLB5 Flush
			Clear Micro TLB5
5	R/WAC	0x0	0: No clear operation or clear operation is completed
			1: Enable clear operation
West	Car	altycoli why	After the Flush operation is completed, the bit can clear
<i>1</i> 1	M,	Mr. Mr.	automatically.
			MI_TLB4_FS
			Micro TLB4 Flush
			Clear Micro TLB4
4	R/WAC	0x0	0: No clear operation or clear operation is completed
			1: Enable clear operation
			After the Flush operation is completed, the bit can clear
			automatically.
			MI_TLB3_FS
3	R/WAC	0x0	Micro TLB3 Flush
			Clear Micro TLB3



Offset: 0)x0080		Register Name: IOMMU_TLB_FLUSH_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
ALI SERIE	Most	My Col. Mr.	0: No clear operation or clear operation is completed 1: Enable clear operation
			After the Flush operation is completed, the bit can clear automatically.
			MI_TLB2_FS
			Micro TLB2 Flush
			Clear Micro TLB2
2	R/WAC	0x0	0: No clear operation or clear operation is completed
			1: Enable clear operation
		54	After the Flush operation is completed, the bit can clear automatically.
		311	MI_TLB1_FS
Mycan	whytan	white whi	Micro TLB1 Flush Clear Micro TLB1
1	R/WAC	0x0	0: No clear operation or clear operation is completed
			1: Enable clear operation
			After the Flush operation is completed, the bit can clear automatically.
		1	MI_TLBO_FS
			Micro TLB0 Flush
			Clear Micro TLB0
0	R/WAC	0x0	0: No clear operation or clear operation is completed
			1: Enable clear operation
			After the Flush operation is completed, the bit can clear automatically.

3.11.6.12 0x0084 IOMMU TLB Invalidation Mode Select Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: IOMMU_TLB_IVLD_MODE_SEL_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	1	/
			TLB_IVLD_MODE_SEL
0	R/W	0x0	0: Invalidate TLB by using the Mask mode
			1: Invalidate TLB by using the Start and End mode



3.11.6.13 0x0088 IOMMU TLB Invalidation Start Address Register (Default Value: 0x0000_0000)

WACSU

Offset: 0	Offset: 0x0088		Register Name: IOMMU_TLB_IVLD_STA_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:12	R/W	00	TLB_IVLD_STA_ADDR
31.12	N/ VV	0x0	TLB invalid start address, 4 KB aligned.
11:0	/	1	1

3.11.6.14 0x008C IOMMU TLB Invalidation End Address Register (Default Value: 0x0000_0000)

Offset: 0x008C			Register Name: IOMMU_TLB_IVLD_END_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:12	R/W	0x0	TLB_IVLD_END_ADDR
31.12	N/ VV	OXO .	TLB invalid end address, 4 KB aligned.
11:0	14/14	Who will	The Sens Sens Sens Line 1.

My Yest

3.11.6.15 0x0090 IOMMU TLB Invalidation Address Register (Default Value: 0x0000_0000)

Offset: 0)x0090		Register Name: IOMMU_TLB_IVLD_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:12	R/W	0x0	TLB_IVLD_ADDR
31.12	Ny VV	UXU	TLB invalid address, 4 KB aligned
11:0	1	/	/

Operation:

- 1) Set the virtual address that needs to be operated in IOMMU_TLB_IVLD_ADDR_REG.
- 2) Set the mask of virtual address that needs to be operated in IOMMU_TLB_IVLD_ADDR_MASK_REG.
- 3) Write '1' to IOMMU_TLB_IVLD_ENABLE_REG[0].
- 4) Read IOMMU_TLB_IVLD_ENABLE_REG[0], when it is '0', it indicates that invalidation behavior is finished.



- When performing invalidation operation, TLB/Cache operation has not affected.
- After or before invalidation operation starts, there is no absolute relationship between the same address switch operation and invalidation operation.



3.11.6.16 0x0094 IOMMU TLB Invalidation Address Mask Register (Default Value: 0x0000_0000)

Offset: 0x0094		wheat wh	Register Name: IOMMU_TLB_IVLD_ADDR_MASK_REG
Bit	Read/Write	Default/Hex	Description
31:12	R/W	0x0	TLB_IVLD_ADDR_MASK TLB invalid address mask register, 4 KB aligned
11:0	/	/	1

3.11.6.17 0x0098 IOMMU TLB Invalidation Enable Register (Default Value: 0x0000_0000)

Offset: 0	x0098	C 34	Register Name: IOMMU_TLB_IVLD_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
31:1	1	1	1
,ican	rearr	Jest J	TLB_IVLD_ENABLE (A)
Mes.	riles	ile ile	Enable TLB invalidation operation 30
			0: No operation or operation is completed
			1: Enable invalidation operation
			After invalidation operation is completed, the bit can clear
0	R/WAC	0x0	automatically.
		4	When operating invalidation operation, TLB/Cache operation
		TO 1	has not affected.
			After or before invalidation operation starts, there is no absolute
			relationship between the same address switch operation and
			invalidation operation.

3.11.6.18 0x009C IOMMU PC Invalidation Mode Select Register (Default Value: 0x0000_0000)

Offset: 0x009C			Register Name: IOMMU_PC_IVLD_MODE_SEL_REG
Bit	Read/Write Default/Hex		Description
31:1	/	1	/
	R/W	0x0	PC_IVLD_MODE_SEL
0			PTW Cache Invalid Mode Select
U			0: Invalidate PTW by using the Mask mode
			1: Invalidate PTW by using the Start and End mode



3.11.6.19 0x00A0 IOMMU PC Invalidation Address Register (Default Value: 0x0000_0000)

Offset: 0x00A0			Register Name: IOMMU_PC_IVLD_ADDR_REG
Bit	Read/Write	Default/Hex	Description
21.20	D/M	00	PC_IVLD_ADDR
31:20	R/W	0x0	PTW Cache invalid address, 1 MB aligned.
19:0	/	/	1

3.11.6.20 0x00A4 IOMMU PC Invalidation Start Address Register (Default Value: 0x0000_0000)

Offset: 0)x00A4	C 30	Register Name: IOMMU_PC_IVLD_STA_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:20	R/W	0x0	PC_IVLD_SA
31.20	N/ W	OXO	PTW Cache invalid start address, 1 MB aligned.
19:0	/why	in The	The same same same than

3.11.6.21 0x00A8 IOMMU PC Invalidation Enable Register (Default Value: 0x0000_0000)

Offset: 0)x00A8		Register Name: IOMMU_PC_IVLD_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	1	1
			PC_IVLD_ENABLE
		OxO Wh	Enable PTW Cache invalidation operation
	R/WAC		0: No operation or operation is completed
0.56			1: Enable invalidation operation
			After invalidation operation is completed, the bit can clear automatically.
			After or before invalidation operation starts, there is no absolute
			relationship between the same address switch operation and
			invalidation operation.

3.11.6.22 0x00AC IOMMU PC Invalidation End Address Register (Default Value: 0x0000_0000)

Offset: 0x00AC			Register Name: IOMMU_PC_IVLD_END_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31.20	31:20 R/W 0x0	0v0	PC_IVLD_EA
31.20		UXU	PTW Cache invalid end address, 1 MB aligned.



Offset: 0x00AC			Register Name	: IOMMU_PC	_IVLD_END_A	DDR_REG	
Bit	Read/Write	Default/Hex	Description	^	0	^	0
19:0	1 My Col	MColl M	in white	MYCal	"MY Call	Mycol	Mycali

3.11.6.23 0x00B0 IOMMU Domain Authority Control 0 Register (Default Value: 0x0000_0000)

Software can set 15 different permission control types in IOMMU_DM_AUT_CTRL_REG0-7. A default access control type is DOMAIN0. The read/write operation of DOMAIN1-15 is unlimited by default.

Software needs to set the index of the permission control domain corresponding to the page table item in the bit[7:4] of the Level2 page table, the default value is 0 (use domian0), that is, the read/write operation is not controlled.

Setting REG_ARD_OVWT can mask the Domain control defined by IOMMU_DM_AUT_CTRL_REG0-7. All Level2 page table type are covered by the type of REG_ARD_OVWT. The read/write operation is permitted by default.

Offset: 0)x00B0		Register Name: IOMMU_DM_AUT_CTRL0_REG
Bit	Read/Write	Default/Hex	Description of the second of t
31:30	144	n' n'	
			DM1_M6_WT_AUT_CTRL
			Domain1 write permission control for master6
29	R/W	0x0	0: The write-operation is permitted
		4	1: The write-operation is prohibited
			Note: The bit is not used.
			DM1_M6_RD_AUT_CTRL
			Domain1 read permission control for master6
28	R/W	0x0	0: The read-operation is permitted
		1 .	1: The read-operation is prohibited
			Note: The bit is not used.
Cal.	.call	inyean inv	DM1_M5_WT_AUT_CTRL\$\(\sigma\)
27	R/W	0x0	Domain1 write permission control for master5
27	r/ vv		0: The write-operation is permitted
			1: The write-operation is prohibited
			DM1_M5_RD_AUT_CTRL
26	R/W	0x0	Domain1 read permission control for master5
20	Ny VV	UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM1_M4_WT_AUT_CTRL
25	R/W	00	Domain1 write permission control for master4
23	11/ 44	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited

MYCar

114C81



Offset: 0	0x00B0		Register Name: IOMMU_DM_AUT_CTRL0_REG
Bit	Read/Write	Default/Hex	Description
M/Co.	MINGO	Mycoi Mi	DM1_M4_RD_AUT_CTRL MO MO MO MO
24	R/W	0x0	Domain1 read permission control for master4
24		UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM1_M3_WT_AUT_CTRL
23	R/W	0x0	Domain1 write permission control for master3
23	K/VV	UXU	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM1_M3_RD_AUT_CTRL
22	D //4/		Domain1 read permission control for master3
22	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
West.	. Vest	wear.	DM1_M2_WT_AUT_CTRE
MI	nico.	M., M.	Domain1 write permission control for master2
21	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM1_M2_RD_AUT_CTRL
20	5/11	4	Domain1 read permission control for master2
20	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM1_M1_WT_AUT_CTRL
10	D/M	00	Domain1 write permission control for master1
19	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
Ar.	- AC	ar	DM1_M1_RD_AUT_CTRL
18	WHAT	White of the state	Domain1 read permission control for master1 with
18	R/W	UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM1_M0_WT_AUT_CTRL
17	D /\A/	0.0	Domain1 write permission control for master0
17	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM1_M0_RD_AUT_CTRL
16	R/W	W 0x0	Domain1 read permission control for master0
16			0: The read-operation is permitted
			1: The read-operation is prohibited



Bit Read/Write Default/Hex Description DM0_M6_WT_AUT_CTRL Domain0 write permission control for master6 13 R 0x0 0: The write-operation is permitted 1: The write-operation is prohibited Note: The bit is not used.	Whycan
DM0_M6_WT_AUT_CTRL Domain0 write permission control for master6 0: The write-operation is permitted 1: The write-operation is prohibited	WHICEL
DM0_M6_WT_AUT_CTRL Domain0 write permission control for master6 13 R 0x0 0: The write-operation is permitted 1: The write-operation is prohibited	
13 R 0x0 0: The write-operation is permitted 1: The write-operation is prohibited	
1: The write-operation is prohibited	
Note: The bit is not used.	
DM0_M6_RD_AUT_CTRL	
Domain0 read permission control for master6	
12 R 0x0 0: The read-operation is permitted	
1: The read-operation is prohibited	
Note: The bit is not used.	
DM0_M5_WT_AUT_CTRL	
Domain0 write permission control for master5	, wear
0x0 0: The write-operation is permitted	MI,
1: The write-operation is prohibited	
DM0_M5_RD_AUT_CTRL	
Domain0 read permission control for master5	
10 R 0x0 0: The read-operation is permitted	
1: The read-operation is prohibited	
DM0_M4_WT_AUT_CTRL	
Domain0 write permission control for master4	
9 R 0x0 0: The write-operation is permitted	
1: The write-operation is prohibited	
DM0_M4_RD_AUT_CTRL	
Domain0 read permission control for master4	all a
8 R R OxO O: The read-operation is permitted	ikly
1: The read-operation is prohibited	
DM0_M3_WT_AUT_CTRL	
Domain0 write permission control for master3	
7 R 0x0 0: The write-operation is permitted	
1: The write-operation is prohibited	
DM0_M3_RD_AUT_CTRL	
Domain0 read permission control for master3	
6 R 0x0 0: The read-operation is permitted	
1: The read-operation is prohibited	
5 R 0x0 DM0_M2_WT_AUT_CTRL	



Offset: 0	Offset: 0x00B0		Register Name: IOMMU_DM_AUT_CTRL0_REG
Bit	Read/Write	Default/Hex	Description
Wilcol.	MyCon	Mycall Mr	Domain0 write permission control for master2
	4	7.	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM0_M2_RD_AUT_CTRL
4	R	0x0	Domain0 read permission control for master2
4	N	UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM0_M1_WT_AUT_CTRL
3	R	0.0	Domain0 write permission control for master1
3	K	0x0	0: The write-operation is permitted
		_ 4 \	1: The write-operation is prohibited
			DM0_M1_RD_AUT_CTRL
r Zar	D year	0x0	Domain0 read permission control for master1
N/Z	Ring	N Oxe	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM0_M0_WT_AUT_CTRL
1		0.0	Domain0 write permission control for master0
1	R	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
		0x0	DM0_M0_RD_AUT_CTRL
	D		Domain0 read permission control for master0
0	R		0: The read-operation is permitted
			1: The read-operation is prohibited

3.11.6.24 0x00B4 IOMMU Domain Authority Control 1 Register (Default Value: 0x0000_0000)

Offset: 0	0x00B4		Register Name: IOMMU_DM_AUT_CTRL1_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/
		0x0 0x0	DM3_M6_WT_AUT_CTRL
	R/W		Domain3 write permission control for master6
29			0: The write-operation is permitted
28			1: The write-operation is prohibited
			Note: The bit is not used.
			DM3_M6_RD_AUT_CTRL
			Domain3 read permission control for master6



Bit Read/Write Default/Hex Description	Offset: 0	0x00B4		Register Name: IOMMU_DM_AUT_CTRL1_REG
1: The read-operation is prohibited Note: The bit is not used. DM3_M5_WT_AUT_CTRL Domain3 write permission control for master5 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M5_R0_AUT_CTRL Domain3 read permission control for master5 0: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_R0_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_R0_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M3_R0_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted	Bit	Read/Write	Default/Hex	Description
Note: The bit is not used. DM3_M5_WT_AUT_CTRL Domain3 write permission control for master5 0: The write-operation is prohibited DM3_M5_RD_AUT_CTRL Domain3 read permission control for master5 0: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_ND_AUT_CTRL Domain3 write permission control for master4 0: The read-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The write-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The read-operation is permitted	Missi	Mycoli	why soli	0: The read-operation is permitted.
DM3_M5_WT_AUT_CTRL Domain3 write permission control for master5 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M5_RD_AUT_CTRL Domain3 read permission control for master5 0: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master3 0: The read-operation is permitted 1: The read-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted				1: The read-operation is prohibited
Domain3 write permission control for master5 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M5_R0_AUT_CTRL Domain3 read permission control for master5 0: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M3_M3_MT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited				Note: The bit is not used.
27 R/W 0x0 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M5_RD_AUT_CTRL Domain3 read permission control for master5 0: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 write permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M3_MT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				DM3_M5_WT_AUT_CTRL
0: The write-operation is permitted 1: The write-operation is prohibited DM3_M5_RD_AUT_CTRL Domain3 read permission control for master5 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_MT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	27	D /\A/	0.0	Domain3 write permission control for master5
DM3_M5_RD_AUT_CTRL Domain3 read permission control for master5 0: The read-operation is permitted 1: The read-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted 1: The read-operation is permitted 1: The write-operation is permitted 1: The read-operation is permitted 1: The write-operation is permitted 0: The write-operation is permitted 1: The write-operation is permitted 0: The write-operation is permitted 1: The write-operation is permitted 0: The read-operation is permitted	27	K/ VV	UXU	0: The write-operation is permitted
Domain3 read permission control for master5 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted 1: The write-operation is permitted DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				1: The write-operation is prohibited
25 R/W 0x0 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				DM3_M5_RD_AUT_CTRL
0: The read-operation is permitted 1: The read-operation is prohibited DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	26	D // //	0.0	Domain3 read permission control for master5
DM3_M4_WT_AUT_CTRL Domain3 write permission control for master4 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	26	R/W	UXU	0: The read-operation is permitted
Domain3 write permission control for master4 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is permitted DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is permitted 1: The write-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted			-41	1: The read-operation is prohibited
24 R/W Ox0 O: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				DM3_M4_WT_AUT_CTRL
24 R/W Ox0 O: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	281	Carl	acan.	്യ Domain3 write permissign control for master4 ്ര ക്ര
DM3_M4_RD_AUT_CTRL Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is permitted DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	25	R/W	NOXO NO	Ex. Ex. Ex. Ex.
Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				1: The write-operation is prohibited
Domain3 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is permitted DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				DM3 M4 RD AUT CTRL
24 R/W 0x0 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				
1: The read-operation is prohibited DM3_M3_WT_AUT_CTRL Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is prohibited	24	R/W	0x0	
Domain3 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is prohibited			1	1: The read-operation is prohibited
23 R/W 0x0 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				DM3_M3_WT_AUT_CTRL
0: The write-operation is permitted 1: The write-operation is prohibited DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				Domain3 write permission control for master3
DM3_M3_RD_AUT_CTRL Domain3 read permission control for master3 0: The read-operation is prohibited 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	23	R/W	0x0	0: The write-operation is permitted
Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				1: The write-operation is prohibited
Domain3 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				DM3_M3_RD_AUT_CTRL
22 R/W 0x0 0: The read-operation is permitted 1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				
1: The read-operation is prohibited DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	22	R/W	0x0	٠٤٠
DM3_M2_WT_AUT_CTRL Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted			A.	
Domain3 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				
21 R/W 0x0 0: The write-operation is permitted 1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted				
1: The write-operation is prohibited DM3_M2_RD_AUT_CTRL Domain3 read permission control for master2 0: The read-operation is permitted	21	R/W	0x0	·
20 R/W 0x0 Domain3 read permission control for master2 0: The read-operation is permitted				·
20 R/W 0x0 Domain3 read permission control for master2 0: The read-operation is permitted				DM3_M2_RD_AUT_CTRL
20 R/W 0x0 0: The read-operation is permitted				
	20	R/W	0x0	·
1: The read-operation is prohibited				1: The read-operation is prohibited
19 R/W 0x0 DM3_M1_WT_AUT_CTRL	19	R/W	0x0	·



Offset: 0)x00B4		Register Name: IOMMU_DM_AUT_CTRL1_REG
Bit	Read/Write	Default/Hex	Description
WACSI.	"MACSI"	My Soll. My	Domain3 write permission control for master1
•	4.	7.	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM3_M1_RD_AUT_CTRL
10	D /\A/	0.0	Domain3 read permission control for master1
18	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM3_M0_WT_AUT_CTRL
47	5 /14/		Domain3 write permission control for master0
17	R/W	0x0	0: The write-operation is permitted
		-41	1: The write-operation is prohibited
			DM3_M0_RD_AUT_CTRL
782	.5311	ican.	ှDomain3 read permission control for master0 ုန
16	R/W	Ox0	0: The read-operation is permitted
			1: The read-operation is prohibited
15:14	1	/	
			DM2_M6_WT_AUT_CTRL
			Domain2 write permission control for master6
13	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
			DM2_M6_RD_AUT_CTRL
			Domain2 read permission control for master6
12	R/W	0x0	0: The read-operation is permitted
20	26	200	1: The read-operation is prohibited
WACO	Myco	Whice whi	Note: The bit is not used.
			DM2_M5_WT_AUT_CTRL
4.4	5 /14/		Domain2 write permission control for master5
11	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM2_M5_RD_AUT_CTRL
10	5.64		Domain2 read permission control for master5
10	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
_	- /		DM2_M4_WT_AUT_CTRL
9	R/W	0x0	Domain2 write permission control for master4



Offset:	0x00B4		Register Name: IOMMU_DM_AUT_CTRL1_REG
Bit			Description
West.	Myse	Myst. M.	0: The write-operation is permitted 1: The write-operation is prohibited
8	R/W	0x0	DM2_M4_RD_AUT_CTRL Domain2 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited
7	R/W	0x0	DM2_M3_WT_AUT_CTRL Domain2 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited
6 6	R/W	0x0	DM2_M3_RD_AUT_CTRL Domain2 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited
5	R/W	0x0	DM2_M2_WT_AUT_CTRL Domain2 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited
4	R/W	0x0	DM2_M2_RD_AUT_CTRL Domain2 read permission control for master2 0: The read-operation is permitted 1: The read-operation is prohibited
3	R/W	0x0	DM2_M1_WT_AUT_CTRL Domain2 write permission control for master1 0: The write-operation is permitted 1: The write-operation is prohibited
2	R/W	0x0	DM2_M1_RD_AUT_CTRL Domain2 read permission control for master1 0: The read-operation is permitted 1: The read-operation is prohibited
1	R/W	0x0	DM2_M0_WT_AUT_CTRL Domain2 write permission control for master0 0: The write-operation is permitted 1: The write-operation is prohibited
0	R/W	0x0	DM2_M0_RD_AUT_CTRL Domain2 read permission control for master0



Offset: 0x00B4			Register Name: IOMMU_DM_AUT_CTRL1	_REG	
Bit	Read/Write	Default/Hex	Description	^	>
M/CSI.	Med Call	My Mil	0: The read-operation is permitted 1: The read-operation is prohibited	all death	My Legi.

3.11.6.25 0x00B8 IOMMU Domain Authority Control 2 Register (Default Value: 0x0000_0000)

Offset: 0)x00B8		Register Name: IOMMU_DM_AUT_CTRL2_REG
Bit	Read/Write	Default/Hex	Description
31:30	1	/	
		C.30	DM5_M6_WT_AUT_CTRL
			Domain5 write permission control for master6
29	R/W	0x0	0: The write-operation is permitted
whycan	-ari	Car	1: The write-operation is prohibited
AUS	NEW	My Mil	Note: The bit is not used.
			DM5_M6_RD_AUT_CTRL
			Domain5 read permission control for master6
28	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			Note: The bit is not used.
			DM5_M5_WT_AUT_CTRL
27	D // 44	0x0	Domain5 write permission control for master5
27	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
			DM5_M5_RD_AUT_CTRL
26	D/M/O	0x0	Domain5 read permission control for master5
26	R/Was		0: The read-operation is permitted
,		10 10	1: The read-operation is prohibited
			DM5_M4_WT_AUT_CTRL
25	D /\A/	0x0	Domain5 write permission control for master4
25	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
			DM5_M4_RD_AUT_CTRL
24	D /\A/	00	Domain5 read permission control for master4
24	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
22	D /M	00	DM5_M3_WT_AUT_CTRL
23	R/W	0x0	Domain5 write permission control for master3



Offset: 0)x00B8		Register Name: IOMMU_DM_AUT_CTRL2_REG
Bit	Read/Write	Default/Hex	Description
WACSE	"MACSI"	who will	0: The write operation is permitted.
	1,	7,	1: The write-operation is prohibited
			DM5_M3_RD_AUT_CTRL
22	D/M	0.0	Domain5 read permission control for master3
22	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM5_M2_WT_AUT_CTRL
24	5 /14/		Domain5 write permission control for master2
21	R/W	0x0	0: The write-operation is permitted
		CX	1: The write-operation is prohibited
		-41	DM5_M2_RD_AUT_CTRL
	- 4	λV	Domain5 read permission control for master2
20 Mycarr	R/W	0x0	ூ: The read-operation is permitted ூ
May .	with	in the	1: The read-operation is prohibited
			DM5_M1_WT_AUT_CTRL
		0x0	Domain5 write permission control for master1
19	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
		0x0	DM5_M1_RD_AUT_CTRL
	- 4		Domain5 read permission control for master1
18	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM5_M0_WT_AUT_CTRL
	- 4	0x0	Domain5 write permission control for master0
17	R/W		0: The write-operation is permitted
WACO	why co.		1: The write-operation is prohibited in the minds
			DM5_M0_RD_AUT_CTRL
1.5	5 /14/	0x0	Domain5 read permission control for master0
16	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
15:14	/	/	/
			DM4_M6_WT_AUT_CTRL
			Domain4 write permission control for master6
13	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.



Offset:	0x00B8		Register Name: IOMMU_DM_AUT_CTRL2_REG
Bit	Read/Write	Default/Hex	Description
WACSI.	Meste	who will	DM4_M6_RD_AUT_CTRL MO
	4	7.	Domain4 read permission control for master6
12	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			Note: The bit is not used.
			DM4_M5_WT_AUT_CTRL
4.4	5 (1)		Domain4 write permission control for master5
11	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
		CX	DM4_M5_RD_AUT_CTRL
	- 6	. 4 \	Domain4 read permission control for master5
10	R/W	0x0	0: The read-operation is permitted
,call	,620	ican.	্রা: The read-operation is prohibited
163	INIS.	My My	DM4_M4_WT_AUT_CTRL
		0x0	Domain4 write permission control for master4
9	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
		0x0	DM4_M4_RD_AUT_CTRL
. 4	2 (1)		Domain4 read permission control for master4
8	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM4_M3_WT_AUT_CTRL
	D () 44	0.0	Domain4 write permission control for master3
7	R/W	0x0	0: The write-operation is permitted
20	20	20	1: The write-operation is prohibited
MACO	why co	why why	DM4_M3_RD_AUT_CTRL NH NH NH
	D (1)		Domain4 read permission control for master3
6	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM4_M2_WT_AUT_CTRL
5	D /\A/	00	Domain4 write permission control for master2
	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM4_M2_RD_AUT_CTRL
_	R/W	0x0	Domain4 read permission control for master2
4			0: The read-operation is permitted
			1: The read-operation is prohibited



Offset: 0	0x00B8		Register Name: IOMMU_DM_AUT_CTRL2_REG
Bit	Read/Write	Default/Hex	Description
Mycan	My Cal.	Mycal. My	DM4_M1_WT_AUT_CTRL MOTE MOTE MOTE MOTE MOTE MOTE MOTE MOTE
2	D (M)	0.40	Domain4 write permission control for master1
3	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM4_M1_RD_AUT_CTRL
1	D (M)	0x0	Domain4 read permission control for master1
2	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM4_M0_WT_AUT_CTRL
1	D /M	00	Domain4 write permission control for master0
1	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
Near	wear!	ovean on	DM4_M0_RD_AUT_CTRES
ay.	D/M	M., M.	Domain4 read permission control for master0
0	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited

3.11.6.26 0x00BC IOMMU Domain Authority Control 3 Register (Default Value: 0x0000_0000)

Offset: 0	x00BC		Register Name: IOMMU_DM_AUT_CTRL3_REG
Bit	Read/Write	Default/Hex	Description
31:30	1	1	
			DM7_M6_WT_AUT_CTRL
0	20	20	Domain7 write permission control for master6
29	R/W	NO NICH	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
			DM7_M6_RD_AUT_CTRL
	R/W	0x0	Domain7 read permission control for master6
28			0: The read-operation is permitted
			1: The read-operation is prohibited
			Note: The bit is not used.
			DM7_M5_WT_AUT_CTRL
27	R/W	0x0	Domain7 write permission control for master5
27			0: The write-operation is permitted
			1: The write-operation is prohibited



Offset: 0	0x00BC		Register Name: IOMMU_DM_AUT_CTRL3_REG
Bit	Read/Write	Default/Hex	Description
My Call	Mycol.	in fest.	DM7_M5_RD_AUT_CTRL MOTE MADE
26	2,4,4	0.0	Domain7 read permission control for master5
20	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM7_M4_WT_AUT_CTRL
25	D /\A/	0.0	Domain7 write permission control for master4
25	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM7_M4_RD_AUT_CTRL
	5 /14		Domain7 read permission control for master4
24	R/W	0x0	0: The read-operation is permitted
		21	1: The read-operation is prohibited
hycan	,tcarr	, rear	DM7_M3_WT_AUT_CTRL & &
4.	nice	ile, ile	Domain7 write permission control for master3
23	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM7_M3_RD_AUT_CTRL
	4	0x0	Domain7 read permission control for master3
22	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM7_M2_WT_AUT_CTRL
	5 /11/		Domain7 write permission control for master2
21	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
200	25	all	DM7_M2_RD_AUT_CTRL
MUNCO	MANGO	uhycar uh	Domain7 read permission control for master2 with
20	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM7_M1_WT_AUT_CTRL
10	D //4/	0.0	Domain7 write permission control for master1
19	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM7_M1_RD_AUT_CTRL
40	D ///	0x0	Domain7 read permission control for master1
18	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited



Offset:	Dx00BC		Register Name: IOMMU_DM_AUT_CTRL3_REG
Bit	Read/Write Default/Hex		Description
WACSI.	"ILACOT"	mycai.	DM7_M0_WT_AUT_CTRL
1-	200		Domain7 write permission control for master0
17	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM7_M0_RD_AUT_CTRL
1.5	2 // //		Domain7 read permission control for master0
16	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
15:14	/	/	1
		CX	DM6 M6 WT AUT CTRL
		-41	Domain6 write permission control for master6
13	R/W	0x0	0: The write-operation is permitted
Mean	JE3N	, ican	ு1: The write operation is prohibited ூ
res.	nico	ile, ile	Note: The bit is not used.
			DM6_M6_RD_AUT_CTRL
			Domain6 read permission control for master6
12	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			Note: The bit is not used.
		0x0	DM6_M5_WT_AUT_CTRL
11	D /\A/		Domain6 write permission control for master5
11	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
			DM6_M5_RD_AUT_CTRL
10	D /M		Domain6 read permission control for master5
10	R/W	OxO ^T	0: The read-operation is permitted with with which
			1: The read-operation is prohibited
			DM6_M4_WT_AUT_CTRL
0	D /\A/	0.0	Domain6 write permission control for master4
9	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM6_M4_RD_AUT_CTRL
0	D (M)	0.0	Domain6 read permission control for master4
8	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
7	R/W	0x0	DM6_M3_WT_AUT_CTRL

Mycan

WACSI



Offset: 0)x00BC		Register Name: IOMMU_DM_AUT_CTRL3_REG
Bit	Read/Write	Default/Hex	Description
M/CSI	My Col.	whilesi whi	Domain6 write permission control for master3
			0: The write-operation is permitted
			1: The write-operation is prohibited
			DM6_M3_RD_AUT_CTRL
	5 /14		Domain6 read permission control for master3
6	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM6_M2_WT_AUT_CTRL
	- 4		Domain6 write permission control for master2
5	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM6_M2_RD_AUT_CTRL
call	718	10x0 M	Domain6 read permission control for master2
W420C	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM6_M1_WT_AUT_CTRL
		0x0	Domain6 write permission control for master1
3	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
		T 1	DM6_M1_RD_AUT_CTRL
			Domain6 read permission control for master1
2	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM6_M0_WT_AUT_CTRL
			Domain6 write permission control for master0
1ar	R/W	0x0	0: The write-operation is permitted
1		10 10	1: The write-operation is prohibited
			DM6_M0_RD_AUT_CTRL
	R/W	0x0	Domain6 read permission control for master0
0			0: The read-operation is permitted
			1: The read-operation is prohibited
			1. The read operation is profilbited

WACSL

Mes



3.11.6.27 0x00C0 IOMMU Domain Authority Control 4 Register (Default Value: 0x0000_0000)

Offset: (0x00C0	in Vesic	Register Name: IOMMU_DM_AUT_CTRL4_REG
Bit	Read/Write	Default/Hex	Description The second
31:30	/	/	/
			DM9_M6_WT_AUT_CTRL
			Domain9 write permission control for master6
29	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
			DM9_M6_RD_AUT_CTRL
		C.30	Domain9 read permission control for master6
28	R/W	0x0	0: The read-operation is permitted
		\mathcal{I}	1: The read-operation is prohibited
782	7.81	Car.	Note: The bit is not used
ali de	"Hilly"	in in	DM9_M5_WT_AUT_CTRL
27	R/W	0x0	Domain9 write permission control for master5
27	JK/ VV	UXU	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM9_M5_RD_AUT_CTRL
26	R/W	V 0x0	Domain9 read permission control for master5
20	N/ VV		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM9_M4_WT_AUT_CTRL
25	R/W	0x0	Domain9 write permission control for master4
23	I I V V V	OAO	0: The write-operation is permitted
			1: The write-operation is prohibited
W/ACS.	MACO	MyCo. Wh	DM9_M4_RD_AUT_CTRL ME ME ME
24	R/W	0x0	Domain9 read permission control for master4
24	I I V V V	OAO	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM9_M3_WT_AUT_CTRL
23	R/W	0x0	Domain9 write permission control for master3
23	11, 14		0: The write-operation is permitted
			1: The write-operation is prohibited
			DM9_M3_RD_AUT_CTRL
22	R/W	0x0	Domain9 read permission control for master3
22			0: The read-operation is permitted
			1: The read-operation is prohibited

My Year

MYCS



Offset: 0	0x00C0		Register Name: IOMMU_DM_AUT_CTRL4_REG
Bit	Read/Write	Default/Hex	Description
Mean	MyCol.	Mycai.	DM9_M2_WT_AUT_CTRL
24			Domain9 write permission control for master2
21	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM9_M2_RD_AUT_CTRL
	5 /14		Domain9 read permission control for master2
20	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM9_M1_WT_AUT_CTRL
1.0	5 /14		Domain9 write permission control for master1
19	R/W	0x0	0: The write-operation is permitted
		λV	1: The write-operation is prohibited
whycan	year	year	DM9_M1_RD_AUT_CTRE
4	wife.	m, m,	Domain9 read permission control for master1
18	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM9_M0_WT_AUT_CTRL
	50	0x0	Domain9 write permission control for master0
17	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
			DM9_M0_RD_AUT_CTRL
16	D /\A/	0x0	Domain9 read permission control for master0
16	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
15:14	1 8	1 00	\$ 5 5 5 5
Media	MASS	ally with	DM8_M6_WT_AUT_CTRL
			Domain8 write permission control for master6
13	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
			DM8_M6_RD_AUT_CTRL
			Domain8 read permission control for master6
12	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			Note: The bit is not used.
11	R/W	0x0	DM8_M5_WT_AUT_CTRL

MACSI



Offset: 0x00C0			Register Name: IOMMU_DM_AUT_CTRL4_REG
Bit	Read/Write	Default/Hex	Description
U/Cat.	Mode	ni isti	Domain8 write permission control for master5 0: The write-operation is permitted
10	R/W	0x0	1: The write-operation is prohibited DM8_M5_RD_AUT_CTRL Domain8 read permission control for master5 0: The read-operation is permitted 1: The read-operation is prohibited
9	R/W	0x0	DM8_M4_WT_AUT_CTRL Domain8 write permission control for master4 0: The write-operation is permitted 1: The write-operation is prohibited
18 8 ST	R/W	oxo "iri	DM8_M4_RD_AUT_CTRL Domain8 read permission control for master4 0: The read-operation is permitted 1: The read-operation is prohibited
7	R/W	0x0	DM8_M3_WT_AUT_CTRL Domain8 write permission control for master3 0: The write-operation is permitted 1: The write-operation is prohibited
6	R/W	0x0	DM8_M3_RD_AUT_CTRL Domain8 read permission control for master3 0: The read-operation is permitted 1: The read-operation is prohibited
5.80	R/W	OxO Whi	DM8_M2_WT_AUT_CTRL Domain8 write permission control for master2 0: The write-operation is permitted 1: The write-operation is prohibited
4	R/W	0x0	DM8_M2_RD_AUT_CTRL Domain8 read permission control for master2 0: The read-operation is permitted 1: The read-operation is prohibited
3	R/W	0x0	DM8_M1_WT_AUT_CTRL Domain8 write permission control for master1 0: The write-operation is permitted 1: The write-operation is prohibited
2	R/W	0x0	DM8_M1_RD_AUT_CTRL
	1	1	



Offset:	0x00C0		Register Name: IOMMU_DM_AUT_CTRL4_REG
Bit	Read/Write	Default/Hex	Description
Mycal.	M/YCall	Mycal. My	Domain8 read permission control for master1
	4	4.	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM8_M0_WT_AUT_CTRL
4	R/W	0x0	Domain8 write permission control for master0
1			0: The write-operation is permitted
			1: The write-operation is prohibited
			DM8_M0_RD_AUT_CTRL
	D /\A/	0x0	Domain8 read permission control for master0
0	R/W		0: The read-operation is permitted
		-41	1: The read-operation is prohibited

3.11.6.28 0x00C4 IOMMU Domàin Authority Control 5 Register (Default Value: 0x0000_0000)

Offset: 0x00C4			Register Name: IOMMU_DM_AUT_CTRL5_REG
Bit	Read/Write	Default/Hex	Description
31:30	1	1	
		1	DM11_M6_WT_AUT_CTRL
			Domain11 write permission control for master6
29	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
			DM11_M6_RD_AUT_CTRL
	0		Domain11 read permission control for master6
28	R/W	0×0 nn	0: The read operation is permitted
		4	1: The read-operation is prohibited
			Note: The bit is not used.
			DM11_M5_WT_AUT_CTRL
27	R/W	0x0	Domain11 write permission control for master5
27			0: The write-operation is permitted
			1: The write-operation is prohibited
			DM11_M5_RD_AUT_CTRL
26	R/W	0x0	Domain11 read permission control for master5
			0: The read-operation is permitted
			1: The read-operation is prohibited
25	R/W	0x0	DM11_M4_WT_AUT_CTRL



Offset: 0x00C4			Register Name: IOMMU_DM_AUT_CTRL5_REG
Bit	Read/Write	Default/Hex	Description
WACSI.	"ILIACOI"	mycai.	Domain11 write permission control for master4
	4	1,	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM11_M4_RD_AUT_CTRL
24	D // //	0.0	Domain11 read permission control for master4
24	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM11_M3_WT_AUT_CTRL
	- 6		Domain11 write permission control for master3
23	R/W	0x0	0: The write-operation is permitted
		- 41	1: The write-operation is prohibited
		71	DM11_M3_RD_AUT_CTRL
can	ran	can	Domain11 read permission control for master3
22	R/W	0x0	0: The read-operation is permitted.
			1: The read-operation is prohibited
			DM11_M2_WT_AUT_CTRL
			Domain11 write permission control for master2
21	R/W	0x0	0: The write-operation is permitted
		1	1: The write-operation is prohibited
			DM11 M2 RD AUT CTRL
			Domain11 read permission control for master2
20	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM11_M1_WT_AUT_CTRL
W.		. /	Domain11 write permission control for master1
19	R/W	0x0	0: The write-operation is permitted
3,	N.	10. 10.	1: The write-operation is prohibited
			DM11 M1 RD AUT CTRL
			Domain11 read permission control for master1
18	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM11_M0_WT_AUT_CTRL
			Domain11 write permission control for master0
17	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
16	D /\A/	0.0	•
16	R/W	0x0	DM11_M0_RD_AUT_CTRL



Offset: 0x00C4			Register Name: IOMMU_DM_AUT_CTRL5_REG
Bit	Read/Write	Default/Hex	Description
Wiggi.	"Whosi.	Myest. Mi	Domain11 read permission control for master0
	100	10	0: The read-operation is permitted
			1: The read-operation is prohibited
15:14	/	/	1
			DM10_M6_WT_AUT_CTRL
			Domain10 write permission control for master6
13	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
		CX	DM10_M6_RD_AUT_CTRL
		-41	Domain10 read permission control for master6
12	R/W	0x0	0: The read-operation is permitted
Mean	1631	, ican	্রা: The read-operation is prohibited ূর্ত
No.	Mes	Me Me	Note: The bit is not used.
			DM10_M5_WT_AUT_CTRL
11	R/W	0x0	Domain10 write permission control for master5
11	n/ vv	UXU	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM10_M5_RD_AUT_CTRL
10	R/W	0x0	Domain10 read permission control for master5
10	K/ VV	UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM10_M4_WT_AUT_CTRL
9	R/W	0x0	Domain10 write permission control for master4
3	n/ vv		0: The write-operation is permitted
and Co	while	uhycan uh	1: The write-operation is prohibited with which will be a second or the second of the
			DM10_M4_RD_AUT_CTRL
0	R/W	0x0	Domain10 read permission control for master4
8	K/ VV	UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM10_M3_WT_AUT_CTRL
7	R/W	0x0	Domain10 write permission control for master3
'	IN/ VV	UXU	0: The write-operation is permitted
			1: The write-operation is prohibited
6	D/14/	0.0	DM10_M3_RD_AUT_CTRL
6	R/W	0x0	Domain10 read permission control for master3

้ารกร



Offset: 0x00C4			Register Name: IOMMU_DM_AUT_CTRL5_REG
Bit	Read/Write	Default/Hex	Description
WACSU	, why call	un year	0: The read-operation is permitted
	,		1: The read-operation is prohibited
			DM10_M2_WT_AUT_CTRL
5	R/W	0x0	Domain10 write permission control for master2
5	N/ VV	UXU	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM10_M2_RD_AUT_CTRL
	R/W	0.0	Domain10 read permission control for master2
4	K/VV	0x0	0: The read-operation is permitted
		CX	1: The read-operation is prohibited
		-41	DM10_M1_WT_AUT_CTRL
2	D/M	00	Domain10 write permission control for master1
3	R/W	0x0	ூ: The write-operation is permitted ூ
g_{C} ,	Mes	η_{i} , η_{i}	1: The write-operation is prohibited
			DM10_M1_RD_AUT_CTRL
2	R/W	0x0	Domain10 read permission control for master1
2	K/ VV		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM10_M0_WT_AUT_CTRL
1	R/W	0x0	Domain10 write permission control for master0
1	K/VV	UXU	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM10_M0_RD_AUT_CTRL
0	D/M	00	Domain10 read permission control for master0
0	R/W	0x0	0: The read-operation is permitted
My	MAG	why whi	1: The read-operation is prohibited with which

3.11.6.29 0x00C8 IOMMU Domain Authority Control 6 Register (Default Value: 0x0000_0000)

Offset: 0x00C8			Register Name: IOMMU_DM_AUT_CTRL6_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
	R/W 0x0	0x0	DM13_M6_WT_AUT_CTRL
20			Domain13 write permission control for master6
29			0: The write-operation is permitted
			1: The write-operation is prohibited



Offset: 0x00C8			Register Name: IOMMU_DM_AUT_CTRL6_REG
Bit	Read/Write	Default/Hex	Description
WACSI	Misse	Mysoli. My	DM13_M6_RD_AUT_CTRL
20			Domain13 read permission control for master6
28	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM13_M5_WT_AUT_CTRL
27	D //A/	0.0	Domain13 write permission control for master5
27	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM13_M5_RD_AUT_CTRL
	5 /14		Domain13 read permission control for master5
26	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
Mycan	Jean	war.	DM13_M4_WT_AUT_CTRL
	nino.	Me Me	Domain 13 write permission control for master4
25	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM13_M4_RD_AUT_CTRL
	244	A	Domain13 read permission control for master4
24	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM13_M3_WT_AUT_CTRL
22		0.0	Domain13 write permission control for master3
23	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
25	26	all	DM13_M3_RD_AUT_CTRL
Who	MUNCO	uhycan uh	Domain13 read permission control for master3/11
22	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM13_M2_WT_AUT_CTRL
21	D /\A/	00	Domain13 write permission control for master2
	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
	R/W	0x0	DM13_M2_RD_AUT_CTRL
20			Domain13 read permission control for master2
20			0: The read-operation is permitted
			1: The read-operation is prohibited

iks

My Car



Offset: 0x00C8			Register Name: IOMMU_DM_AUT_CTRL6_REG
Bit	Read/Write	Default/Hex	Description
WACSU.	Why Cal	milest mi	DM13_M1_WT_AUT_CTRL
10			Domain13 write permission control for master1
19	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM13_M1_RD_AUT_CTRL
10	D /M	00	Domain13 read permission control for master1
18	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM13_M0_WT_AUT_CTRL
47	5 /14/		Domain13 write permission control for master0
17	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
hycan	wear!	wear.	DM13_M0_RD_AUT_CTRE
	nike,	in in	Domain13 read permission control for master0
16	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
15:14	1	/	/
			DM12_M6_WT_AUT_CTRL
			Domain12 write permission control for master6
13	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM12_M6_RD_AUT_CTRL
12	D ///	0x0	Domain12 read permission control for master6
12	R/W		0: The read-operation is permitted
Car.	SAL.	car	4: The read-operation is prohibited
aley.	Mess	ויוע ליווע	DM12_M5_WT_AUT_CTRL
11	D /\A/		Domain12 write permission control for master5
11	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
10			DM12_M5_RD_AUT_CTRL
	D /\A/	0.0	Domain12 read permission control for master5
	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM12_M4_WT_AUT_CTRL
9	R/W	0x0	Domain12 write permission control for master4
			0: The write-operation is permitted

Mycsi

.



Offset:	0x00C8		Register Name: IOMMU_DM_AUT_CTRL6_REG
Bit	Read/Write	Default/Hex	Description
WACSIL	"MACSI.	Mycai.	1: The write-operation is prohibited
			DM12_M4_RD_AUT_CTRL
0	D //A/	00	Domain12 read permission control for master4
8	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM12_M3_WT_AUT_CTRL
7	D (M)	00	Domain12 write permission control for master3
7	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
		CX	DM12_M3_RD_AUT_CTRL
6	D ///		Domain12 read permission control for master3
6	R/W	0x0	0: The read-operation is permitted
VCSI	year	year	্রা: The read-operation is prohibited ্র
16.	Miles	m, m	DM12_M2_WT_AUT_CTRL
_	D/M	00	Domain12 write permission control for master2
5	5 R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM12_M2_RD_AUT_CTRL
. 4	DAM	M 1	Domain12 read permission control for master2
4	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM12_M1_WT_AUT_CTRL
2	DAM	00	Domain12 write permission control for master1
3	R/W	0x0	0: The write-operation is permitted
SU	- SE	call	1: The write-operation is prohibited
ILIA	Killy	The Phile	DM12_Mi_RD_AUT_CTRL
2	R/W	0x0	Domain12 read permission control for master1
2	K/ VV	UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM12_M0_WT_AUT_CTRL
1	R/W	0x0	Domain12 write permission control for master0
1	11/ VV	UXU	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM12_M0_RD_AUT_CTRL
0	R/W	0x0	Domain12 read permission control for master0
			0: The read-operation is permitted



Offset: 0x00C8			Register Name: IOMMU_DM_AUT_CTRL6	_REG	
Bit	Read/Write	Default/Hex	Description	^	
W.Acsi	"MACSI	Mycoli. My	1: The read-operation is prohibited	Mycol	MYCall

0x00CC IOMMU Domain Authority Control 7 Register (Default Value: 0x0000_0000) 3.11.6.30

	Offset: 0x00CC			Register Name: IOMMU_DM_AUT_CTRL7_REG
	Bit	Read/Write	Default/Hex	Description
	31:30	/	/	1
				DM15_M6_WT_AUT_CTRL
			C.34	Domain15 write permission control for master6
	29	R/W	0x0	0: The write-operation is permitted
			$\mathcal{A} \mathcal{A} \mathcal{A}$	1: The write-operation is prohibited
	can	carr	Car	Note: The bit is not used.
M	8.	Miles	Me Me	DM15_M6_RD_AUT_CTRL
				Domain15 read permission control for master6
	28	R/W	0x0	0: The read-operation is permitted
				1: The read-operation is prohibited
				Note: The bit is not used.
		R/W		DM15_M5_WT_AUT_CTRL
	27		0x0	Domain15 write permission control for master5
	27			0: The write-operation is permitted
				1: The write-operation is prohibited
				DM15_M5_RD_AUT_CTRL
	26	R/W	0x0	Domain15 read permission control for master5
		ny vv	OXO	0: The read-operation is permitted
200	Acol.	whycal.	utiles!	1: The read-operation is prohibited
				DM15_M4_WT_AUT_CTRL
	25	R/W	0x0	Domain15 write permission control for master4
	23	Ny VV	UXU	0: The write-operation is permitted
				1: The write-operation is prohibited
				DM15_M4_RD_AUT_CTRL
	24	R/W	0x0	Domain15 read permission control for master4
	24	Ny VV	UXU	0: The read-operation is permitted
				1: The read-operation is prohibited
				DM15_M3_WT_AUT_CTRL
	23	R/W	0x0	Domain15 write permission control for master3
				0: The write-operation is permitted



Offset: 0x00CC			Register Name: IOMMU_DM_AUT_CTRL7_REG
Bit			Description
WASSE	Micsh	indest.	1: The write operation is prohibited
		10 -10	DM15_M3_RD_AUT_CTRL
	2 / 1 / 2		Domain15 read permission control for master3
22	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM15_M2_WT_AUT_CTRL
	2 / 1 / 2		Domain15 write permission control for master2
21	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
		CX	DM15_M2_RD_AUT_CTRL
20	D ()44		Domain15 read permission control for master2
20	R/W	0x0	0: The read-operation is permitted
WC8L	Jc3h	ıcan	্রা: The read-operation is prohibited ুর্
ages.	Me	ne ne	DM15_M1_WT_AUT_CTRL
10	2011	0x0	Domain15 write permission control for master1
19	R/W		0: The write-operation is permitted
			1: The write-operation is prohibited
			DM15_M1_RD_AUT_CTRL
10	5 / 11	0.40	Domain15 read permission control for master1
18	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM15_M0_WT_AUT_CTRL
17	R/W	0x0	Domain15 write permission control for master0
17	N/ VV	UXU	0: The write-operation is permitted
CALL	185	- SI	1: The write-operation is prohibited
NON THE	MAN	ning olinia	DM15_MO_RD_AUT_ETRL
16	R/W	0x0	Domain15 read permission control for master0
10	N/ VV	UXU	0: The read-operation is permitted
			1: The read-operation is prohibited
15:14	/	/	/
			DM14_M6_WT_AUT_CTRL
			Domain14 write permission control for master6
13	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
12	R/W	0x0	DM14_M6_RD_AUT_CTRL



Offset: 0x00CC			Register Name: IOMMU_DM_AUT_CTRL7_REG
Bit	Read/Write	Default/Hex	Description
MYC81	MYCSI	who while	Domain14 read permission control for master6
			0: The read-operation is permitted
			1: The read-operation is prohibited
			Note: The bit is not used.
			DM14_M5_WT_AUT_CTRL
11	R/W	0x0	Domain14 write permission control for master5
11	I IV VV	0.00	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM14_M5_RD_AUT_CTRL
10	R/W	0x0	Domain14 read permission control for master5
10	N/ VV	UXU	0: The read-operation is permitted
		λV	1: The read-operation is prohibited
aycan	lest)	rear.	DM14_M4_WT_AUT_CTRL
14, ,	ning.	My My	Domain14 write permission control for master4
9	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM14_M4_RD_AUT_CTRL
	- 4	0x0	Domain14 read permission control for master4
8	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
			DM14_M3_WT_AUT_CTRL
7	R/W	0.00	Domain14 write permission control for master3
	N/ VV	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
20	20	20	DM14_M3_RD_AUT_CTRL
My Co.	SALA CO	Whitest whi	Domain14 read permission control for master3, 11
6	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			DM14_M2_WT_AUT_CTRL
_	D /\A/	0.0	Domain14 write permission control for master2
5	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM14_M2_RD_AUT_CTRL
	R/W	0x0	Domain14 read permission control for master2
4			0: The read-operation is permitted
			1: The read-operation is prohibited

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

ິ 315



Offset:	0x00CC		Register Name: IOMMU_DM_AUT_CTRL7_REG
Bit	Read/Write	Default/Hex	Description
WACSI	My Sel.	myest. my	DM14_M12WT_AUT_CTRL
2	D /\A/		Domain14 write permission control for master1
3	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			DM14_M1_RD_AUT_CTRL
2	D /\A/	0x0	Domain14 read permission control for master1
2	R/W		0: The read-operation is permitted
			1: The read-operation is prohibited
		0x0	DM14_M0_WT_AUT_CTRL
4	D ///		Domain14 write permission control for master0
1	R/W		0: The write-operation is permitted
		21	1: The write-operation is prohibited
Mcgu	year	year	DM14_M0_RD_AUT_CTRE
1	nh(r)	$M_{L_{i}}$, $M_{L_{i}}$	Domain14 read permission control for master0
0	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited

3.11.6.31 0x00D0 IOMMU Domain Authority Overwrite Register (Default Value: 0x0000_0000)

Setting the REG_ARD_OVWT can mask the Domain control defined by IOMMU_DM_AUT_CTRL_REG0-7. All the property of Level2 are covered by the property defined in REG_ARD_OVWT. Allow read and write for all by default.

Offset: 0	x00D0		Register Name: IOMMU_DM_AUT_OVWT_REG
Bit	Read/Write	Default/Hex	Description
MASA	MINGSI.	with the	DM_AUT_OVWT_ENABLE INCOME INCOME.
31	R/W	0x0	Domain write/read permission overwrite enable
31	IN, VV	UXU	0: Disable
			1: Enable
30:14	/	/	/
	R/W	0x0	M6_WT_AUT_OVWT_CTRL
			Master6 write permission overwrite control
13			0: The write-operation is permitted
			1: The write-operation is prohibited
			Note: The bit is not used.
12	D /\A/	0x0	M6_RD_AUT_OVWT_CTRL
12	R/W	UXU	Master6 read permission overwrite control



Offset: 0x00D0			Register Name: IOMMU_DM_AUT_OVWT_REG
Bit			Description
West	MACOL	My Coll	0: The read-operation is permitted
			Note: The bit is not used.
			M5_WT_AUT_OVWT_CTRL
11	D /\A/	0.0	Master5 write permission overwrite control
11	R/W	0x0	0: The write-operation is permitted
			1: The write-operation is prohibited
			M5_RD_AUT_OVWT_CTRL
10	R/W	0x0	Master5 read permission overwrite control
10	IX/ VV	OXO	0: The read-operation is permitted
			1: The read-operation is prohibited
			M4_WT_AUT_OVWT_CTRL
r g ^{sar}	R/W	0x0	Master5 write permission overwrite control
K.a.	LIX.	My OXO	0: The write-operation is permitted
			1: The write-operation is prohibited
			M4_RD_AUT_OVWT_CTRL
8	R/W	0x0	Master5 read permission overwrite control
ŭ	TO VV	OAO	0: The read-operation is permitted
			1: The read-operation is prohibited
			M3_WT_AUT_OVWT_CTRL
7	R/W	0x0	Master3 write permission overwrite control
	.,,	OXO	0: The write-operation is permitted
			1: The write-operation is prohibited
			M3_RD_AUT_OVWT_CTRL
620	R/W	0x0	Master3 read permission overwrite control
July 1	MAN	Why My	0: The read-operation is permitted.
			1: The read-operation is prohibited
			M2_WT_AUT_OVWT_CTRL
5	R/W	0x0	Master2 write permission overwrite control
			0: The write-operation is permitted
			1: The write-operation is prohibited
			M2_RD_AUT_OVWT_CTRL
4	R/W	0x0	Master2 read permission overwrite control
			0: The read-operation is permitted
			1: The read-operation is prohibited
3	R/W	0x0	M1_WT_AUT_OVWT_CTRL



Offset:	0x00D0		Register Name: IOMMU_DM_AUT_OVWT_REG
Bit	Read/Write	Default/Hex	Description
WACSI.	"WACSI.	andcol.	Master1 write permission overwrite control
5	100	7,	0: The write-operation is permitted
			1: The write-operation is prohibited
			M1_RD_AUT_OVWT_CTRL
2	D //4/		Master1 read permission overwrite control
2	R/W	0x0	0: The read-operation is permitted
			1: The read-operation is prohibited
			M0_WT_AUT_OVWT_CTRL
1	R/W	0x0	Master0 write permission overwrite control
1			0: The write-operation is permitted
		-41	1: The write-operation is prohibited
			M0_RD_AUT_OVWT_CTRL
n de all	D (V CSIT)	arear.	Master0 read permission overwrite control
KO.	R/W	10×0 16	0: The read-operation is permitted
			1: The read-operation is prohibited

3.11.6.32 0x0100 IOMMU Interrupt Enable Register (Default Value: 0x0000_0000)

Invalid page table and permission error can not make one device or multi-devices in system work normally.

Permission error usually happens in MicroTLB. The error generates interrupt and waits for processing through software.

Invalid page table usually happens in MacroTLB. The error can not influence the access of other devices. So the error page table needs go back the way it comes, but the error should not be written in each level TLB.

Offset: 0x0100		alcali.	Register Name: IOMMU2INT_ENABLE_REG
Bit	Read/Write	Default/Hex	Description M M M
31:21	1	/	/
			DBG_PF_L2_IV_PT_EN.
20	R/W	0x0	Debug or Prefetch Invalid Page Table Enable
20	K/VV		0: Mask interrupt
			1: Enable interrupt
	R/W	0x0	DBG_PF_PC_IV_L1_PT_EN.
19			Debug or Prefetch PTW Cache Invalid Level1 Page Table Enable
19			0: Mask interrupt
			1: Enable interrupt
18	R/W	0x0	DBG_PF_DRAM_IV_L1_PT_EN.



Offset: (0x0100		Register Name: IOMMU_INT_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
My Co.	MyCo	MyCo. My	Debug or Prefetch DRAM Invalid Level 1 Page Table Enable
			0: Mask interrupt
			1: Enable interrupt
			L2_PAGE_TABLE_INVALID_EN
17	R/W	0x0	Level2 page table invalid interrupt enable
17	Tty VV	OAO	0: Mask interrupt
			1: Enable interrupt
			L1_PAGE_TABLE_INVALID_EN
16	R/W	0.0	Level1 page table invalid interrupt enable
10	K/ VV	0x0	0: Mask interrupt
		-41	1: Enable interrupt
15:7	1	1	/
aycan	JEST	, realt	MICRO_TLB6_INVALID_EN & S
Mr.	wiles	m, m,	Micro TLB6 permission invalid interrupt enable
6	R/W	0x0	0: Mask interrupt
			1: Enable interrupt
			MICRO_TLB5_INVALID_EN
			Micro TLB5 permission invalid interrupt enable
5	R/W	0x0	0: Mask interrupt
			1: Enable interrupt
			MICRO_TLB4_INVALID_EN
	5 /111		Micro TLB4 permission invalid interrupt enable
4	R/W	0x0	0: Mask interrupt
			1: Enable interrupt
20	20	20	MICRO_TLB3_INVALID_EN &
MACO	WHYCO	Whice whi	Micro TLB3 permission invalid interrupt enable
3	R/W	0x0	0: Mask interrupt
			1: Enable interrupt
			MICRO_TLB2_INVALID_EN
	- 6		Micro TLB2 permission invalid interrupt enable
2	R/W	0x0	0: Mask interrupt
			1: Enable interrupt
			MICRO_TLB1_INVALID_EN
	- 4		Micro TLB1 permission invalid interrupt enable
1	R/W	0x0	0: Mask interrupt
			1: Enable interrupt

Mycs.

M.Acst.

M,

319



Offset: 0x0100			Register Name: IOMMU_INT_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
Mycal.	whycath	Mycan My	MICRO_TLBO_INVALID_EN HOE HOE
	R/W 0	0x0	Micro TLBO permission invalid interrupt enable
0		UXU	0: Mask interrupt
			1: Enable interrupt

3.11.6.33 0x0104 IOMMU Interrupt Clear Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0104		Register Name: IOMMU_INT_CLR_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	1	/
		$\mathcal{A} \mathcal{A} \mathcal{A}$	L2_PAGE_TABLE_INVALID_CLR
17	-an	Car	Level2 page table invalid interrupt clear bit
17 A	Wilde	0.00	0: Invalid operation with with with the second of the seco
			1: Clear interrupt
			L1_PAGE_TABLE_INVALID_CLR
16	W	0x0	Level1 page table invalid interrupt clear bit
10	VV	UXU	0: Invalid operation
		1	1: Clear interrupt
15:7	/	/	1
			MICRO_TLB6_INVALID_CLR
			Micro TLB6 permission invalid interrupt clear bit
6	w	0x0	0: Invalid operation
			1: Clear interrupt
20	200	200	Note: The bit is not used.
MyCo	MAGO	whyco why	MICRO_TUB5_INVALIDECLR IN IN IN
5	W	0v0	Micro TLB5 permission invalid interrupt clear bit
3	VV	0x0	0: Invalid operation
			1: Clear interrupt
			MICRO_TLB4_INVALID_CLR
4	\A/	0x0	Micro TLB4 permission invalid interrupt clear bit
4	4 W	UXU	0: Invalid operation
			1: Clear interrupt
			MICRO_TLB3_INVALID_CLR
3	W	00	Micro TLB3 permission invalid interrupt clear bit
3	VV	0x0	0: Invalid operation
			1: Clear interrupt



Offset:	Offset: 0x0104		Register Name: IOMMU_INT_CLR_REG	
Bit	Read/Write	Default/Hex Description		
My Cal.	My Coli.	Mycal. My	MICRO_TLB2_INVALID_CLR	
2	1	00	Micro TLB2 permission invalid interrupt clear bit	
2	W	0x0	0: Invalid operation	
			1: Clear interrupt	
		0x0	MICRO_TLB1_INVALID_CLR	
1	W		Micro TLB1 permission invalid interrupt clear bit	
1	VV		0: Invalid operation	
			1: Clear interrupt	
			MICRO_TLBO_INVALID_CLR	
	1	0x0	Micro TLBO permission invalid interrupt clear bit	
0	W		0: Invalid operation	
			1: Clear interrupt	

3.11.6.34 0x0108 IOMMU Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0108			Register Name: IOMMU_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	1	/
			L2_PAGE_TABLE_INVALID_STA
17	R	0x0	Level2 page table invalid interrupt status bit
17	N	UXU	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens
			L1_PAGE_TABLE_INVALID_STA
160	16 R R	Out (C)	Level1 page table invalid interrupt status bit
To		0x0	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens
15:7	/	/	/
			MICRO_TLB6_INVALID_STA
			Micro TLB6 permission invalid interrupt status bit
6	R	0x0	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens
			Note: The bit is not used.
			MICRO_TLB5_INVALID_STA
5	R	00	Micro TLB5 permission invalid interrupt status bit
3		0x0	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens



Offset: 0	0x0108		Register Name: IOMMU_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
MyCSI.	WH ACOL.	and soll	MICRO_TLB4_INVALID_STA
4	R	0x0	Micro TLB4 permission invalid interrupt status bit
4	K	UXU	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens
			MICRO_TLB3_INVALID_STA
3	R	0x0	Micro TLB3 permission invalid interrupt status bit
3	K	UXU	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens
			MICRO_TLB2_INVALID_STA
2	R	00	Micro TLB2 permission invalid interrupt status bit
2	K	0x0	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens
Mesu	, year	wear.	MICRO_TLB1_INVALID_STA
4,	mil.	η_{ij} , η_{ij}	Micro TLB1 permission invalid interrupt status bit
1	R	0x0	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens
			MICRO_TLBO_INVALID_STA
0	0 0	0.0	Micro TLBO permission invalid interrupt status bit
0	R	0x0	0: Interrupt does not happen or interrupt is cleared
			1: Interrupt happens

3.11.6.35 0x0110 IOMMU Interrupt Error Address 0 Register (Default Value: 0x0000_0000)

Offset: 0x0110			Register Name: IC	ΤΝΙ_υΜΜΟ	_ERR_ADDRO	_REG	2.
Bit	Read/Write	Default/Hex	Description	MYCO	ahyca.	My Co.	Myco
31:0 R	D	0x0	INT_ERR_ADDR0				
31.0	I N	OXO	Virtual address th	at caused M	licro TLB0 to	interrupt	

3.11.6.36 0x0114 IOMMU Interrupt Error Address 1 Register (Default Value: 0x0000_0000)

Offset: 0x0114			Register Name: IOMMU_INT_ERR_ADDR1_REG
Bit	Read/Write	Default/Hex	Description
21.0	11:0 R 0x0	0v0	INT_ERR_ADDR1
31.0		Virtual address that caused Micro TLB1 to interrupt	



3.11.6.37 0x0118 IOMMU Interrupt Error Address 2 Register (Default Value: 0x0000_0000)

Offset: 0x0118			Register Name: IOMMU_INT_ERR_ADDR2_REG
Bit	Read/Write	Default/Hex	Description
21.0	24.0	0.40	INT_ERR_ADDR2
31:0	K	0x0	Virtual address that caused Micro TLB2 to interrupt

3.11.6.38 0x011C IOMMU Interrupt Error Address 3 Register (Default Value: 0x0000_0000)

Offset: 0x011C			Register Name: IOMMU_INT_ERR_ADDR3_REG	
Bit	Read/Write	Default/Hex	Description	
31:0	R	0x0	INT_ERR_ADDR3 Virtual address that caused Micro TLB3 to interrupt	

3.11.6.39 0x0120 IOMMU Interrupt Error Address 4 Register (Default Value: 0x0000_0000)

Offset: 0x0120			Register Name: IOMMU_INT_ERR_ADDR4_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	INT_ERR_ADDR4 Virtual address that caused Micro TLB4 to interrupt

3.11.6.40 0x0124 IOMMU Interrupt Error Address 5 Register (Default Value: 0x0000_0000)

Offset: 0x0124			Register Name: IO	MMU_INT_	ERR_ADDR5	_REG	
Bit	Read/Write	Default/Hex	Description	all	all	285	26
31:0	PWH/N	0x0	INT_ERR_ADDR5	in	illy	ill'ille	WANT
31.0	N	0.00	Virtual address tha	t caused M	icro TLB5 to i	nterrupt	

3.11.6.41 0x0128 IOMMU Interrupt Error Address 6 Register (Default Value: 0x0000_0000)

Offset: 0x0128			Register Name: IOMMU_INT_ERR_ADDR6_REG
Bit	Read/Write	Default/Hex	Description
21.0	31:0 R 0x0	INT_ERR_ADDR6	
31.0		Virtual address that caused Micro TLB6 to interrupt	



3.11.6.42 0x0130 IOMMU Interrupt Error Address 7 Register (Default Value: 0x0000_0000)

Offset: 0)x0130	104C311	Register Name: IOMMU_INT_ERR_ADDR7_REG
Bit	Read/Write	Default/Hex	Description
31:0	D	0x0	INT_ERR_ADDR7
31.0	ĸ	UXU	Virtual address that caused L1 page table to interrupt

3.11.6.43 0x0134 IOMMU Interrupt Error Address 8 Register (Default Value: 0x0000_0000)

Offset: 0x0134			Register Name: IOMMU_INT_ERR_ADDR8_REG		
Bit	Read/Write	Default/Hex	Description		
31:0	R	0x0	INT_ERR_ADDR8 Virtual address that caused L2 page table to interrupt		

3.11.6.44 0x0150 IOMMU Interrupt Error Data 0 Register (Default Value: 0x0000_0000)

Offset: 0	x0150		Register Name: IOMMU_INT_ERR_DATA0_REG		
Bit	Read/Write	Default/Hex	Description		
31:0	R	0x0	INT_ERR_DATA0 Corresponding page table of virtual address that caused Micro TLB0 to interrupt		

3.11.6.45 0x0154 IOMMU Interrupt Error Data 1 Register (Default Value: 0x0000_0000)

Offset: 0x0154			Register Name: IC	MMU_INT	_ERR_DATA	L_REG	200
Bit	Read/Write	Default/Hex	Description	MAG	indo	MYC	WHY
			INT_ERR_DATA1				
31:0	R	0x0	Corresponding pa	ge table of	virtual addre	ess that caus	ed Micro
			TLB1 to interrupt				

3.11.6.46 0x0158 IOMMU Interrupt Error Data 2 Register (Default Value: 0x0000_0000)

Offset: 0x0158			Register Name: IOMMU_INT_ERR_DATA2_REG	
Bit	Read/Write	Default/Hex	Description	
31:0	R	0x0	INT_ERR_DATA2	



	Offset: 0x0158			Register Name: IOMMU_INT_ERR_DATA2_REG
	Bit	Read/Write	Default/Hex	Description
22	Acgi.	MyColi	My Mil	Corresponding page table of virtual address that caused Micro TLB2 to interrupt

3.11.6.47 0x015C IOMMU Interrupt Error Data 3 Register (Default Value: 0x0000_0000)

Offset: 0x015C			Register Name: IOMMU_INT_ERR_DATA3_REG		
Bit	Read/Write	Default/Hex	Description		
			INT_ERR_DATA3		
31:0	R	0x0	Corresponding page table of virtual address that caused Micro		
		7	TLB3 to interrupt		

3.11.6.48 0x0160 IOMMU Interrupt Error Data 4 Register (Default Value: 0x0000_0000)

Offset: 0x0160			Register Name: IOMMU_INT_ERR_DATA4_REG
Bit	Read/Write	Default/Hex	Description
			INT_ERR_DATA4
31:0	R	0x0	Corresponding page table of virtual address that caused Micro
			TLB4 to interrupt

3.11.6.49 0x0164 IOMMU Interrupt Error Data 5 Register (Default Value: 0x0000_0000)

Offset: 0)x0164	Register Name: ION	MMU_INT_	ERR_DATA5	_REG		
Bit	Read/Write	Default/Hex	Description	~	^	^	^
MACON	Mylcal	My My	INT_ERR_DATA5	WHACST	MACST	WHYCSI	WHACSI
31:0	R	0x0	Corresponding page	e table of	virtual addres	ss that cause	d Micro
			TLB5 to interrupt				

3.11.6.50 0x0168 IOMMU Interrupt Error Data 6 Register (Default Value: 0x0000_0000)

Offset: 0x0168			Register Name: IOMMU_INT_ERR_DATA6_REG	
Bit	Read/Write	Default/Hex	Description	
			INT_ERR_DATA6	
31:0	R	0x0	Corresponding page table of virtual address that caused Micro	
			TLB6 to interrupt	



Offset: 0x0168			Register Name: IOMMU_INT_	ERR_DATA6	_REG	
Bit	Read/Write	Default/Hex	Description	^	^	0
Wicsi	"WACSI	andest. and	Note: This field is not used.	"WACSIL	"HACSIL	MACSI

3.11.6.51 0x0170 IOMMU Interrupt Error Data 7 Register (Default Value: 0x0000_0000)

Offset: 0x0170			Register Name: IOMMU_INT_ERR_DATA7_REG
Bit	Read/Write	Default/Hex	Description
			INT_ERR_DATA7
31:0	R	0x0	Corresponding page table of virtual address that caused L1 page
		630	table to interrupt

3.11.6.52 0x0174 IOMMU Interrupt Error Data 8 Register (Default Value: 0x0000_0000)

Offset: 0x0174			Register Name: IOMMU_INT_ERR_DATA8_REG		
Bit	Read/Write	Default/Hex	Description		
31:0	R	0x0	INT_ERR_DATA8 Corresponding page table of virtual address that caused L2 page table to interrupt		

3.11.6.53 0x0180 IOMMU L1 Page Table Interrupt Register (Default Value: 0x0000_0000)

Offset: 0)x0180		Register Name: IOMMU_L1PG_INT_REG
Bit	Read/Write	Default/Hex	Description
31	RINGER	0x0 15th	DBG_MODE_L1PG_INT Debug mode address switch causes L1 page table to occur interrupt.
30:7	1	/	/
6	R	0x0	MASTER6_L1PG_INT Master6 address switch causes L1 page table to occur interrupt. Note: The bit is not used.
5	R	0x0	MASTER5_L1PG_INT Master5 address switch causes L1 page table to occur interrupt.
4	R	0x0	MASTER4_L1PG_INT Master4 address switch causes L1 page table to occur interrupt.
3	R	0x0	MASTER3_L1PG_INT



Offset: 0x0180			Register Name: IOMMU_L1PG_INT_REG
Bit	Read/Write	Default/Hex	Description
Mical	"MACSI"	Mycal.	Master3 address switch causes L1 page table to occur interrupt.
,	R	0x0	MASTER2_L1PG_INT
2			Master2 address switch causes L1 page table to occur interrupt.
1	R	0x0	MASTER1_L1PG_INT
1	ĸ		Master1 address switch causes L1 page table to occur interrupt.
0	R	0x0	MASTERO_L1PG_INT
			Master0 address switch causes L1 page table to occur interrupt.

3.11.6.54 0x0184 IOMMU L2 Page Table Interrupt Register (Default Value: 0x0000_0000)

Offset: 0)x0184		Register Name: IOMMU_L2PG_INT_REG
Bit	Read/Write	Default/Hex	Description of the second of t
31	wife?	0x0	DBG_MODE_L2PG_INT Debug mode address switch causes L2 page table to occur
			interrupt.
30:7	1	/	1
			MASTER6_L2PG_INT
6	R	0x0	Master6 address switch causes L2 page table to occur interrupt.
			Note: The bit is not used.
5	R	0x0	MASTER5_L2PG_INT
3	IX.	0.00	Master5 address switch causes L2 page table to occur interrupt.
4	R	0x0	MASTER4_L2PG_INT
4	N		Master4 address switch causes L2 page table to occur interrupt.
11.30 SE	Ringer		MASTER3_L2PG_INT Master3 address switch causes L2 page table to occur interrupt.
		0.0	MASTER2_L2PG_INT
2	R	0x0	Master2 address switch causes L2 page table to occur interrupt.
1	4	0.0	MASTER1_L2PG_INT
1	R	0x0	Master1 address switch causes L2 page table to occur interrupt.
0	R	0x0	MASTERO_L2PG_INT
U	N.	UXU	Master0 address switch causes L2 page table to occur interrupt.

MACSI



3.11.6.55 0x0190 IOMMU Virtual Address Register (Default Value: 0x0000_0000)

Offset: 0x0190			Register Name: IOMMU_VA _REG	G _M Call Mcall	in year.
Bit	Read/Write	Default/Hex	Description	4. 4.	14.
21.0	R/W	0.0	VA	-0	
31:0	K/VV	0x0	Virtual address of read/write		

3.11.6.56 0x0194 IOMMU Virtual Address Data Register (Default Value: 0x0000_0000)

Offset: 0x0194			Register Name: IOMMU_VA_DATA _REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VA_DATA Data corresponding to read/write virtual address

3.11.6.57 0x0198 IOMMU Virtual Address Configuration Register (Default Value: 0x0000_0000)

Offset: 0	x0198		Register Name: IOMMU_VA_CONFIG _REG
Bit	Read/Write	Default/Hex	Description
		4	MODE_SEL
31	R/W	0x0	0: Prefetch
21	N/ VV	UXU	1: Debug Mode
			It is used to chose prefetch mode or Debug mode.
31:9	/	1	/
			VA_CONFIG
0	D /\A/	0.0	Virtual Address Configuration
8	R/W	0x0	ூ0்: Read operation
n_{loc}	M.,	hily hill	1: Write operation
7:1	/	/	/
			VA_CONFIG_START
	R/WAC	0x0	0: No operation or operation is completed
0			1: Start
			After the operation is completed, the bit can clear automatically.

Read operation process:

- a) Write IOMMU_VA_REG[31:0];
- b) Write IOMMU_VA_CONFIG_REG[8] to 0;
- c) Write IOMMU_VA_CONFIG_REG[0] to 1 to start read-process;
- d) Query IOMMU_VA_CONFIG_REG[0] until it is 0;



e) Read IOMMU_VA_DATA_REG[31:0];

Write operation process:

- a) Write IOMMU_VA_REG[31:0];
- b) Write IOMMU_VA_DATA_REG[31:0];
- c) Write IOMMU_VA_CONFIG_REG[8] to 1;
- d) Write IOMMU_VA_CONFIG_REG[0] to 1 to start write-process;
- e) Query IOMMU_VA_CONFIG_REG[0] until it is 0;

3.11.6.58 0x0200 IOMMU PMU Enable Register (Default Value: 0x0000_0000)

Offset: 0)x0200	_ 1 \	Register Name: IOMMU_PMU_ENABLE _REG
Bit	Read/Write	Default/Hex	Description
31:1	15811	Lich	
me.	nice	Me Me	PMU_ENABLE M M M
0	R/W	0x0	0: Disable statistical function
			1: Enable statistical function

3.11.6.59 0x0210 IOMMU PMU Clear Register (Default Value: 0x0000_0000)

Offset: 0	x0210		Register Name: IOMMU_PMU_CLR _REG
Bit	Read/Write	Default/Hex	Description
31:1	1	1	/
ost.	R/WAC	OxQ whi	PMU_CLR 0: No clear operation or clear operation is completed 1: Clear counter data After the operation is completed, the bit can clear automatically.

3.11.6.60 0x0230 IOMMU PMU Access Low 0 Register (Default Value: 0x0000_0000)

Offset: 0x0230			Register Name: IOMMU_PMU_ACCESS_LOW0_REG
Bit	Read/Write	Default/Hex	Description
21.0	31:0 R 0x0	0.40	PMU_ACCESS_LOW0
31:0		UXU	Record total number of Micro TLBO access, lower 32-bit register



3.11.6.61 0x0234 IOMMU PMU Access High 0 Register (Default Value: 0x0000_0000)

Offset: 0x0234			Register Name: IOMMU_PMU_ACCESS_HIGHO_REG
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10:0	R	0x0	PMU_ACCESS_HIGH0 Record total number of Micro TLB0 access, higher 11-bit register

3.11.6.62 0x0238 IOMMU PMU Hit Low 0 Register (Default Value: 0x0000_0000)

Offset: 0x0238			Register Name: IOMMU_PMU_HIT_LOW0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_HIT_LOW0 Record total number of Micro TLB0 hit, lower 32-bit register

3.11.6.63 0x023C IOMMU PMU Hit High 0 Register (Default Value: 0x0000_0000)

Offset: 0x023C			Register Name: IOMMU_PMU_HIT_HIGH0_REG
Bit	Read/Write	Default/Hex	Description
31:11	1	1	1
10:0	R	0x0	PMU_HIT_HIGH0 Record total number of Micro TLB0 hit, higher 11-bit register

3.11.6.64 0x0240 IOMMU PMU Access Low 1 Register (Default Value: 0x0000_0000)

Offset: 0x0240			Register Name: IOMMU_PMU_ACCESS_LOW1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0.0	PMU_ACCESS_LOW1
31.0	ĸ	0x0	Record total number of Micro TLB1 access, lower 32-bit register

3.11.6.65 0x0244 IOMMU PMU Access High 1 Register (Default Value: 0x0000_0000)

Offset: 0x0244			Register Name: IOMMU_PMU_ACCESS_HIGH1_REG
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/



Offset: 0	x0244		Register Name: IOMMU_PMU_ACCESS_HIGH1_REG
Bit	Read/Write	Default/Hex	Description
10:0	RultyCall	10x0 10x0	PMU_ACCESS_HIGH1_index
			Record total number of Micro TLB1 access, higher 11-bit register

3.11.6.66 0x0248 IOMMU PMU Hit Low 1 Register (Default Value: 0x0000_0000)

Offset: 0x0248			Register Name: IOMMU_PMU_HIT_LOW1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_HIT_LOW1 Record total number of Micro TLB1 hit, lower 32-bit register

3.11.6.67 0x024C IOMMU PMU Hit High 1 Register (Default Value: 0x0000_0000)

Offset: 0x024C			Register Name: IOMMU_PMU_HIT_HIGH1_REG
Bit	Read/Write Default/Hex		Description
31:11	1	1	1
10:0	10:0 R	0x0	PMU_HIT_HIGH1
10:0			Record total number of Micro TLB1 hit, higher 11-bit register

3.11.6.68 0x0250 IOMMU PMU Access Low 2 Register (Default Value: 0x0000_0000)

	Offset: 0x0250			Register Name: IOMMU_PMU_ACCESS_LOW2_REG
	Bit	Read/Write	Default/Hex	Description
19.	31:0	R/H/car	0x0 161	PMU_ACCESS_LOW2 Record total number of Micro TLB2 access, lower 32-bit register

3.11.6.69 0x0254 IOMMU PMU Access High 2 Register (Default Value: 0x0000_0000)

Offset: 0)x0254		Register Name: IOMMU_PMU_ACCESS_HIGH2_REG
Bit	Read/Write Default/Hex		Description
31:11	/	/	/
10:0	R 0x0	PMU_ACCESS_HIGH2	
10.0	IX	OXO	Record total number of Micro TLB2 access, higher 11-bit register



3.11.6.70 0x0258 IOMMU PMU Hit Low 2 Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0258		Register Name: IOMMU_PMU_HIT_LOW2_REG
Bit	Read/Write	Default/Hex	Description
31:0	D	0x0	PMU_HIT_LOW2
31.0	n.	UXU	Record total number of Micro TLB2 hit, lower 32-bit register

3.11.6.71 0x025C IOMMU PMU Hit High 2 Register (Default Value: 0x0000_0000)

Offset: 0x025C			Register Name: IOMMU_PMU_HIT_HIGH2_REG
Bit	Read/Write	Default/Hex	Description
31:11	1	1	/
10:0	R	0x0	PMU_HIT_HIGH2 Record total number of Micro TLB2 hit, higher 11-bit register

3.11.6.72 0x0260 IOMMU PMU Access Low 3 Register (Default Value: 0x0000_0000)

Offset: 0x0260			Register Name: IOMMU_PMU_ACCESS_LOW3_REG
Bit	Read/Write Default/Hex		Description
31:0	R	0x0	PMU_ACCESS_LOW3 Record total number of Micro TLB3 access, lower 32-bit register

3.11.6.73 0x0264 IOMMU PMU Access High 3 Register (Default Value: 0x0000_0000)

Offset: 0)x0264	.580	Register Name: IOMMU_PMU_ACCESS	_HIGH3_REG
Bit	Read/Write	Default/Hex	Description with with	Mez Mez
31:11	1	/	/	
10:0	10:0 R	0x0	PMU_ACCESS_HIGH3	
10.0			Record total number of Micro TLB3 acce	ess, higher 11-bit register

3.11.6.74 0x0268 IOMMU PMU Hit Low 3 Register (Default Value: 0x0000_0000)

Offset: 0x0268			Register Name: IOMMU_PMU_HIT_LOW3_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_HIT_LOW3
31:0 K	n.		Record total number of Micro TLB3 hit, lower 32-bit register



3.11.6.75 0x026C IQMMU PMU Hit High 3 Register (Default Value: 0x0000_0000)

Offset: 0x026C			Register Name: IOMMU_PMU_HIT_HIGH3_REG
Bit	Read/Write	Default/Hex	Description
31:11	/	1	1
10:0	R	0x0	PMU_HIT_HIGH3 Record total number of Micro TLB3 hit, higher 11-bit register

3.11.6.76 0x0270 IOMMU PMU Access Low 4 Register (Default Value: 0x0000_0000)

Offset: 0)x0270		Register Name: IOMMU_PMU_ACCESS_LOW4_REG
Bit	Read/Write	Default/Hex	Description
31:0	RwityCar	0x0	PMU_ACCESS_LOW4_M
31.0	"	O/CO	Record total number of Micro TLB4 access, lower 32-bit register

3.11.6.77 0x0274 IOMMU PMU Access High 4 Register (Default Value: 0x0000_0000)

Offset: 0x0274			Register Name: IOMMU_PMU_ACCESS_HIGH4_REG
Bit	Read/Write	Default/Hex	Description
31:11	1	1	1
10:0	R	0x0	PMU_ACCESS_HIGH4 Record total number of Micro TLB4 access, higher 11-bit register

3.11.6.78 0x0278 IOMMU PMU Hit Low 4 Register (Default Value: 0x0000_0000)

Offset: 0x0278			Register Name: IOMMU_PMU_HIT_LOW4_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_HIT_LOW4
31:0			Record total number of Micro TLB4 hit, lower 32-bit register



3.11.6.79 0x027C IOMMU PMU Hit High 4 Register (Default Value: 0x0000_0000)

Offset: 0x027C			Register Name: IOMMU_PMU_HIT_HIGH4_REG
Bit	Read/Write	Default/Hex	Description
31:11	/	/	
10:0	R	0x0	PMU_HIT_HIGH4 Record total number of Micro TLB4 hit, higher 11-bit register

3.11.6.80 0x0280 IOMMU PMU Access Low 5 Register (Default Value: 0x0000_0000)

Offset: 0x0280			Register Name: IOMMU_PMU_ACCESS_LOW5_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_ACCESS_LOW5 Record total number of Micro TLB5 access, lower 32-bit register.
762	Ties	Carr	Accord total further of functo 1205 decess, fower 32 bit register

3.11.6.81 0x0284 IOMMU PMU Access High 5 Register (Default Value: 0x0000_0000)

Offset: 0x0284			Register Name: IOMMU_PMU_ACCESS_HIGH5_REG
Bit	Read/Write	Default/Hex	Description
31:11	1	1	1
10:0	R	0x0	PMU_ACCESS_HIGH5
			Record total number of Micro TLB5 access, higher 11-bit register

3.11.6.82 0x0288 IOMMU PMU Hit Low 5 Register (Default Value: 0x0000_0000)

Offset: 0)x0288	My, My	Register Name: IOMMU_PMU_HIT_LOW5_REG
Bit	Read/Write	Default/Hex	Description
31:0	D	0x0	PMU_HIT_LOW5
31.0	R	UXU	Record total number of Micro TLB5 hit, lower 32-bit register

3.11.6.83 0x028C IOMMU PMU Hit High 5 Register (Default Value: 0x0000_0000)

Offset: 0x028C			Register Name: IOMMU_PMU_HIT_HIGH5_REG
Bit	Read/Write Default/Hex		Description
31:11	/	/	/



Offset: 0x028C			Register Name: IOMMU_PMU_HIT_HIGH5_REG
Bit	Read/Write	Default/Hex	Description
10:0	Ruhycal.	10x0 10x0	PMU_HITEHIGH5 MACE MACE MACE MACE
10.0	IX.	OXO	Record total number of Micro TLB5 hit, higher 11-bit register

3.11.6.84 0x0290 IOMMU PMU Access Low 6 Register (Default Value: 0x0000_0000)

Offset: 0)x0290		Register Name: IOMMU_PMU_ACCESS_LOW6_REG
Bit	Read/Write	Default/Hex	Description
	R	0x0	PMU_ACCESS_LOW6
31:0			Record total number of Micro TLB6 access, lower 32-bit register
			Note: The field is not used.

3.11.6.85 0x0294 IOMMU PMU Access High 6 Register (Default Value: 0x0000_0000)

Offset: 0x0294			Register Name: IOMMU_PMU_ACCESS_HIGH6_REG
Bit	Read/Write	Default/Hex	Description
31:11	1	1	1
		1	PMU_ACCESS_HIGH6
10:0	R	0x0	Record total number of Micro TLB6 access, higher 11-bit register
			Note: The field is not used.

Offset: 0x0298			Register Name: IOMMU_PMU_HIT_LOW6_REG
Bit	Read/Write	Default/Hex	Description
			PMU_HIT_LOW6
31:0	R	0x0	Record total number of Micro TLB6 hit, lower 32-bit register
			Note: The field is not used.

3.11.6.87 0x029C IOMMU PMU Hit High 6 Register (Default Value: 0x0000_0000)

Offset: 0x029C			Register Name: IOMMU_PMU_HIT_HIGH6_REG
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/



Offset: 0x029C			Register Name: IOMMU_PMU_HIT_HIGH6_REG
Bit	Read/Write	Default/Hex	Description
My Col	MyCali	Whitester whi	PMU_HITEHIGH6 More March March
10:0	R	0x0	Record total number of Micro TLB6 hit, higher 11-bit register
			Note: The field is not used.

3.11.6.88 0x02D0 IOMMU PMU Access Low 7 Register (Default Value: 0x0000_0000)

Offset: 0x02D0			Register Name: IOMMU_PMU_ACCESS_LOW7_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_ACCESS_LOW7
			Record total number of Micro TLB7 access, lower 32-bit register

3.11.6.89 0x02D4 IOMMU PMU Access High 7 Register (Default Value: 0x0000_0000)

Offset: 0x02D4			Register Name: IOMMU_PMU_ACCESS_HIGH7_REG			
Bit	Read/Write	Default/Hex	Description			
31:11	1	1				
10:0	R	0x0	PMU_ACCESS_HIGH7 Record total number of Micro TLB7 access, higher 11-bit register			

3.11.6.90 0x02D8 IOMMU PMU Hit Low 7 Register (Default Value: 0x0000_0000)

Offset: 0x02D8			Register Name: IOMMU_PMU_HIT_LOW7_REG				
Bit	Read/Write	Default/Hex	Description	, year	, year	, year	"ACSIL
31:0	R R	0x0	PMU_HIT_LOW7	M.,	M.,	M.,	M.
31.0	K UXU	Record total numb	er of Micro	TLB7 hit, low	er 32-bit reg	gister	

3.11.6.91 0x02DC IOMMU PMU Hit High 7 Register (Default Value: 0x0000_0000)

Offset: 0x02DC			Register Name: IOMMU_PMU_HIT_HIGH7_REG
Bit	Read/Write Default/Hex		Description
31:11	/	1	/
10:0	D 0:0	0.0	PMU_HIT_HIGH7
10:0 R	0x0	Record total number of Micro TLB7 hit, higher 11-bit register	



3.11.6.92 0x02E0 IQMMU PMU Access Low 8 Register (Default Value: 0x0000_0000)

Offset: 0x02E0			Register Name: IOMMU_PMU_ACCESS_LOW8_REG
Bit	Read/Write	Default/Hex	Description
31:0	D	0x0	PMU_ACCESS_LOW8
31:0	R		Record total number of PTW Cache access, lower 32-bit register

3.11.6.93 0x02E4 IOMMU PMU Access High 8 Register (Default Value: 0x0000_0000)

Offset: 0	x02E4		Register Name: IOMMU_PMU_ACCESS_HIGH8_REG
Bit	Read/Write	Default/Hex	Description
31:11	1	1	/
10:0	Rulfycai	0x0	PMU_ACCESS_HIGH8/M
10.0	"	ONO	Record total number of PTW Cache access, higher 11-bit register

Offset: 0x02E8			Register Name: IOMMU_PMU_HIT_LOW8_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_HIT_LOW8
			Record total number of PTW Cache hit, lower 32-bit register

3.11.6.95 Ox02EC IOMMU PMU Hit High 8 Register (Default Value: 0x0000_0000)

Offset: 0x02EC			Register Name: IOMMU_PMU_HIT_HIGH8_REG
Bit Read/Write Default/Hex		Default/Hex	Description
31:11	/	1	/
10:0	R	0x0	PMU_HIT_HIGH8 Record total number of PTW Cache hit, higher 11-bit register



3.11.6.96 0x0300 IOMMU Total Latency Low 0 Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0300		Register Name: IOMMU_PMU_TL_LOW0_REG
Bit	Read/Write	Default/Hex	Description
21.0	R	0x0	PMU_TL_LOW0
31:0			Record total latency of Master0, lower 32-bit register

3.11.6.97 0x0304 IOMMU Total Latency High 0 Register (Default Value: 0x0000_0000)

Offset: 0x0304			Register Name: IOMMU_PMU_TL_HIGH0_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	1	/
17:0	R	0x0	PMU_TL_HIGH0 Record total latency of Master0, higher 18-bit register

Offset: 0x0308			Register Name: IOMMU_PMU_ML0_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_ML0 Record the max latency of Master0.

3.11.6.99 0x0310 IOMMU Total Latency Low 1 Register (Default Value: 0x0000_0000)

Offset: 0x0310			Register Name: IC	омми_рм	U_TL_LOW1	_REG	1821
Bit	Read/Write	Default/Hex	Description	Mes	iks	NE	My
31:0	R	0x0	PMU_TL_LOW1				
31.0	IX.	UAU	Record total later	ncy of Maste	er1, lower 32	-bit register	

3.11.6.100 0x0314 IOMMU Total Latency High 1 Register (Default Value: 0x0000_0000)

Offset: 0x0314			Register Name: IOMMU_PMU_TL_HIGH1_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
17:0	R	0x0	PMU_TL_HIGH1 Record total latency of Master1, higher 18-bit register



3.11.6.101 0x0318 IQMMU Max Latency 1 Register (Default Value: 0x0000_0000)

Offset: 0x0318			Register Name: IOMMU_PMU_ML1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_ML1
31.0	IX.	0.00	Record the max latency of Master1.

3.11.6.102 0x0320 IOMMU Total Latency Low 2 Register (Default Value: 0x0000_0000)

Offset: 0x0320			Register Name: IOMMU_PMU_TL_LOW2_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_TL_LOW2 Record total latency of Master2, lower 32-bit register

3.11.6.103 0x0324 IOMMU Total Latency High 2 Register (Default Value: 0x0000_0000)

Offset: 0x0324			Register Name: IOMMU_PMU_TL_HIGH2_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	/	
17:0	R	0x0	PMU_TL_HIGH2 Record total latency of Master2, higher 18-bit register

3.11.6.104 0x0328 IOMMU Max Latency 2 Register (Default Value: 0x0000_0000)

Offset: 0x0328			Register Name: IOMMU_PMU_ML2_REG
Bit	Read/Write	Default/Hex	Description
31:0	L:0 R 0x0	0x0	PMU_ML2
31.0	IN.	UXU	Record the max latency of Master2.

3.11.6.105 0x0330 IOMMU Total Latency Low 3 Register (Default Value: 0x0000_0000)

Offset: 0x0330			Register Name: IOMMU_PMU_TL_LOW3_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_TL_LOW3



Offset: 0x0330			Register Name: IOMMU_PMU_TL_LOW3_REG
Bit	Read/Write	Default/Hex	Description
Micel	"WACSI	and and	Record total latency of Master3, lower 32-bit register

3.11.6.106 0x0334 IOMMU Total Latency High 3 Register (Default Value: 0x0000_0000)

Offset: 0x0334			Register Name: IOMMU_PMU_TL_HIGH3_REG
Bit	Read/Write	Default/Hex	Description
31:18	/	/	1
17:0	R	0x0	PMU_TL_HIGH3 Record total latency of Master3, higher 18-bit register

3.11.6.107 0x0338 IOMMU Max Latency 3 Register (Default Value: 0x0000_0000)

Offset: 0x0338			Register Name: IOMMU_PMU_ML3_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	PMU_ML3
31.0		0.00	Record the max latency of Master3.

3.11.6.108 0x0340 IOMMU Total Latency Low 4 Register (Default Value: 0x0000_0000)

Offset: 0x0340			Register Name: IOMMU_PMU_TL_LOW4_REG		
Bit Read/Write Default/Hex		Default/Hex	Description		
31:0	R	0x0	PMU_TL_LOW4		
31.0	n Car	Car	Record total latency of Master4, lower 32-bit register		

3.11.6.109 0x0344 IOMMU Total Latency High 4 Register (Default Value: 0x0000_0000)

Offset: 0x0344			Register Name: IOMMU_PMU_TL_HIGH4_REG	
Bit Read/Write Default/Hex		Default/Hex	Description	
31:18	/	/	/	
17:0	R 0x0		PMU_TL_HIGH4	
17.0	N.	0x0	Record total latency of Master4, higher 18-bit register	



3.11.6.110 0x0348 IOMMU Max Latency 4 Register (Default Value: 0x0000_0000)

Offset: 0x0348		indegri, ind	Register Name: IOMMU_PMU_ML4_REG			
Bit	Read/Write	Default/Hex	Description	4, 4,		
31:0	D	0x0	PMU_ML4			
31.0	N	UXU	Record the max latency of Master4.			

3.11.6.111 0x0350 IOMMU Total Latency Low 5 Register (Default Value: 0x0000_0000)

Offset: 0x0350			Register Name: IOMMU_PMU_TL_LOW5_REG		
Bit	Read/Write	Default/Hex	Description		
31:0	R	0x0	PMU_TL_LOW5 Record total latency of Master5, lower 32-bit register		

3.11.6.112 0x0354 IOMMU Total Latency High 5 Register (Default Value: 0x0000_0000)

Offset: 0x0354			Register Name: IOMMU_PMU_TL_HIGH5_REG		
Bit Read/Write Default/Hex			Description		
31:18	/	1	/		
17:0	R	0x0	PMU_TL_HIGH5 Record total latency of Master5, higher 18-bit register		

Offset: 0x0358			Register Name:	IOMMU_PM	U_ML5_REG	,cal	,cal
Bit	Read/Write	Default/Hex	Description	Mes	Mes	NES	iks
31:0	R	0x0	PMU_ML5				
31.0	N	UXU	Record the max	latency of Ma	aster5.		

3.11.6.114 0x0360 IOMMU Total Latency Low 6 Register (Default Value: 0x0000_0000)

Offset: 0x0360			Register Name: IOMMU_PMU_TL_LOW6_REG	
Bit Read/Write Default/Hex		Default/Hex	Description	
	R	0x0	PMU_TL_LOW6	
31:0			Record total latency of Master6, lower 32-bit register	
			Note: The field is not used.	



3.11.6.115 0x0364 IQMMU Total Latency High 6 Register (Default Value: 0x0000_0000)

Offset: 0x0364			Register Name: IOMMU_PMU_TL_HIGH6_REG
Bit Read/Write Default/Hex		Default/Hex	Description
31:18	/	/	1
			PMU_TL_HIGH6
17:0	R	0x0	Record total latency of Master6, higher 18-bit register
			Note: The field is not used.

Offset: 0x0368			Register Name: IOMMU_PMU_ML6_REG			
Bit	Read/Write	Default/Hex	Description Man Man Man			
			PMU_ML6			
31:0	R	0x0	Record the max latency of Master6.			
			Note: The field is not used.			

Can

Hear Milyear

Acar Musca

MHYCAR

of Macon

342



3.12 Message Box

3.12.1 Överview

The Message Box (MSGBOX) provides interrupt communication mechanism for on-chip processor.


The MSGBOX has the following features:

- Supports 2 CPU to transmit information through channels. Each CPU has a MSGBOX.
 - CPU 1: DSP
 - CPU 2: RISC-V
- The channel between two CPU has 4 channels, and the FIFO depth of a channel is 8 x 32 bits
- Supports interrupts

3.12.2 Block Diagram

The following figure shows the block diagram of the message box.

Figure 3-35 Message Box Block Diagram



For MSGBOX1, CPU2: write; CPU1: read For MSGBOX2, CPU1: write; CPU2: read



3.12.3 Functional Description

3.12.3.1 Clock and Reset

The MSGBOX is mounted on AHBO. Before accessing the MSGBOX registers, you need to de-assert the MSGBOX reset signal on AHBO bus and then open the MSGBOX gating signal on AHBO bus.

3.12.3.2 Typical Application

Several masters can build communication by configuring the MSGBOX. The communication parties have 4 channels. In a channel, the user1 is fixed as the transmitter and the user0 is fixed as the receiver. During the communication process, the current status can be judged through the interrupt or FIFO status.

3.12.3.3 Transmitter/Receiver Mode

At the same channel, user1 is fixed as transmitter, user0 is fixed as receiver.

3.12.3.4 Interrupt

Each channel can configure indepedently the interrupt enable bit, a read interrupt will be generated when the channel is empty, a write interrupt will be generated when the channel is non-full. For each CPU, all channels generate a read interrupt together, that is, if only a channel is non-full, the read interrupt will be generated, this channel can be obtained by quering the interrupt status register.

3.12.3.5 FIFO Status

When channel FIFO is non-full, the FIFO_FULL_FLAG is 0, at the moment the FIFO can be written.

When channel FIFO is full, the FIFO_FULL_FLAG is 1, at the moment if FIFO is written again, the first data of FIFO can be covered.

See MSGBOX_MSG_STATUS_REG for FIFO status.



3.12.4 Programming Guidelines

3.12.4.1 Checking the Transfer Status via the Interrupt

Follow the steps below to check the transfer status:

- Step 1 Enable the interrupt for the channel: Configure the interrupt enable bits of transmitter/receiver through MSGBOX RD IRQ EN REG. (user1: RX interrupt enable; user2: TX interrupt enable)
- Step 2 Check the IRQ status of the corresponding queue through MSGBOX WR IRQ STATUS REG/MSGBOX RD IRQ STATUS REG.
 - If the FIFO is not full, the channel generates a transmission interrupt to remind the transmitter to transmit data. Write data to the FIFO in the interrupt handler, then clear the pending bit of the transmitter in MSGBOX WR IRQ EN REG.

 MSGBOX WR IRQ EN REG.
 - If the FIFO has new data, the channel generates a reception interrupt to remind the receiver to receive data. Read data from the FIFO in interrupt handler, then clear the pending bit of the receiver in MSGBOX_RD_IRQ_STATUS_REG and the enable bit of the receiver in MSGBOX_RD_IRQ_EN_REG.

3.12.4.2 Checking the Transfer Status via the FIFO

Follow the steps below to check the FIFO status of the corresponding queue:

- If the FIFO is not full, the transmitter fills the FIFO to 8*32 bits.
- If the FIFO is full, the receiver reads the FIFO data, and reads <u>MSGBOX_FIFO_STATUS_REG</u> to acquire the current FIFO data amount and the FIFO data amount before reading, which means no data is dropped.

3.12.4.3 Transmitting/Receiving Message


The following figure shows an example of communication process between MSGBOX1 and MSGBOX2.

MSGBOX1: receiving message

MSGBOX2: transmitting message



Figure 3-36 The Communication Process between MSGBOX1 and MSGBOX2



3.12.5 Register List

Module Name	Base Address
DSP_MSGBOX	0x01701000
RISC-V_MSGBOX	0x0601F000

Symbol	Description	Value
N	The CPU numbers that communicates with the current CPU	0–1
Р	The channel numbers between two communication CPU	0–3



MSGBOX WHO	NICHE (CPU WHYCH	WHOSE	NH VCSE	The Val	ue of N	My Car
MSGBOX (DSP)	F	RISC-V -> DSP			N=1		
MSGBOX (RISC-V)	[OSP -> RISC-V			N=1		

Register Name	Offset	Description
MSGBOX_RD_IRQ_EN_REG	0x0020+N*0x0100 (N=0-1)	MSGBOX Read IRQ Enable Register
MSGBOX_RD_IRQ_STATUS_REG	0x0024+N*0x0100 (N=0-1)	MSGBOX Read IRQ Status Register
MSGBOX_WR_IRQ_EN_REG	0x0030+N*0x0100 (N=0-1)	MSGBOX Write IRQ Enable Register
MSGBOX_WR_IRQ_STATUS_REG	0x0034+N*0x0100 (N=0-1)	MSGBOX Write IRQ Status Register
MSGBOX_DEBUG_REG	0x0040+N*0x0100 (N=0-1)	MSGBOX Debug Register
MSGBOX_FIFO_STATUS_REG	0x0050+N*0x0100+P*0x0004 (N=0-1)(P=0-3)	MSGBOX FIFO Status Register
MSGBOX_MSG_STATUS_REG	0x0060+N*0x0100+P*0x0004 (N=0-1)(P=0-3)	MSGBOX Message Status Register
MSGBOX_MSG_REG	0x0070+N*0x0100+P*0x0004 (N=0-1)(P=0-3)	MSGBOX Message Queue Register
MSGBOX_WR_INT_THRESHOLD_ REG	0x0080+N*0x0100+P*0x0004 (N=0-1)(P=0-3)	MSGBOX Write IRQ Threshold Register

3.12.6 Register Description

3.12.6.1 0x0020 + N*0x0100 MSGBox Read IRQ Enable Register (Default Value: 0x0000_0000)

Offset: 0x0020 + N*0x0100 (N=0-1)		(0100 (N=0-1)	Register Name: MSGBOX_RD_IRQ_EN_REG	
Bit	Read/Write	Default/Hex	Description	
31:7	/	/	/	

ntyest ntyest

347



Offset:	Offset: 0x0020 + N*0x0100 (N=0-1)		Register Name: MSGBOX_RD_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
My.	MA	My My	RECEPTION_MQ3_IRQ_EN MAY MAY
			Reception Channel3 Interrupt Enable
6	R/W	0x0	0: Disable
			1: Enable (It notifies user 0 by interrupt when Message Queue 3
			received a new message.)
5	/	1	
			RECEPTION_MQ2_IRQ_EN
			Reception Channel2 Interrupt Enable
4	R/W	0x0	0: Disable
		7-7	1: Enable (It notifies user 0 by interrupt when Message Queue 2
			received a new message.)
3	1		
MyCal	with co.	riches rich	RECEPTION MQ1_IRQ_EN
			Reception Channel1 Interrupt Enable
2	R/W	0x0	0: Disable
			1: Enable (It notifies user 0 by interrupt when Message Queue 1
			received a new message.)
1	1	1	
			RECEPTION_MQ0_IRQ_EN
			Reception Channel0 Interrupt Enable
0	R/W	0x0	0: Disable
			1: Enable (It notifies user 0 by interrupt when Message Queue 0
			received a new message.)

3.12.6.2 0x0024 + N*0x0100 MSGBox Read IRQ Status Register (Default Value: 0x0000_0000)

Offset: 0x0024 + N*0x0100 (N=0-1)		k0100 (N=0-1)	Register Name: MSGBOX_RD_IRQ_STATUS_REG
Bit	Read/Write	Default/Hex	Description
31:7	/	1	/
			RECEPTION_MQ3_IRQ_PEND
6	R/W1C	0x0	0: No effect
0	N/ VVIC	OXO .	1: Pending. This bit will be pending for user 0 when Message
			Queue 3 received a new message. Setting 1 to this bit clears it.
5	/	1	/



Offset	: 0x0024 + N*0	x0100 (N=0-1)	Register Name: MSGBOX_RD_IRQ_STATUS_REG	
Bit	Read/Write	Default/Hex	Description	
	in	in the	RECEPTION_MQ2_IRO_PEND	
4	R/W1C	0x0	0: No effect	
4	Ny VVIC	0.00	1: Pending. This bit will be pending for user 0 when Message	
			Queue 2 received a new message. Setting 1 to this bit clears it.	
3	/	1	1	
		0x0	RECEPTION_MQ1_IRQ_PEND	
2	R/W1C		0: No effect	
2	K/ WIC		1: Pending. This bit will be pending for user 0 when Message	
			Queue 1 received a new message. Setting 1 to this bit clears it.	
1	/	1	/	
			RECEPTION_MQ0_IRQ_PEND	
0.0	R/W1C	0,400	0: No effect	
WASU.	K) W LC	0x0	1: Pending. This bit will be pending for user 0 when Message	
		4	Queue 0 received a new message. Setting 1 to this bit clears it.	

3.12.6.3 0x0030 + N*0x0100 MSGBox Write IRQ Enable Register (Default Value: 0x0000_0000)

Offset:	0x0030 + N*0	(0100 (N=0-1)	Register Name: MSGBOX_WR_IRQ_EN_REG
Bit	Read/Write	Default/Hex	Description
31:8	1	1	/
			TRANSMIT_MQ3_IRQ_EN
7	R/W	0x0	0: Disable
	TV VV	OXO	1: Enable (It notifies user 1 by interrupt when Message Queue 3
Mest	Mean	Mean	empty level reaches the configured threshold.)
6	1	n'n	
			TRANSMIT_MQ2_IRQ_EN
5	R/W	0x0	0: Disable
	10,00	0,0	1: Enable (It notifies user 1 by interrupt when Message Queue 2
			empty level reaches the configured threshold.)
4	/	/	/
			TRANSMIT_MQ1_IRQ_EN
3	R/W	0x0	0: Disable
3	Ny W OXO		1: Enable (It notifies user 1 by interrupt when Message Queue 1
			empty level reaches the configured threshold.)
2	/	/	/



Offset: 0x0030 + N*0x0100 (N=0-1)			Register Name: MSGBOX_WR_IRQ_EN_REG	
Bit	Read/Write	Default/Hex	Description	
W. J.	Kilin	in the	TRANSMIT_MQ0_IRQ_EN	
1	R/W	0x0	0: Disable	
1	I I V V V	0.0	1: Enable (It notifies user 1 by interrupt when Message Queue 0	
			empty level reaches the configured threshold.)	
0	/	1		

3.12.6.4 0x0034 + N*0x0100 MSGBox Write IRQ Status Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0034 + N*0x0100 (N=0-1)		Register Name: MSGBOX_WR_IRQ_STATUS_REG	
Bit	Read/Write	Default/Hex	Description	
31:8	I Selin	white whi	TRANSMIT MQ3_IRQ_PEND WITH MARKET MAR	
7	R/W1C	0x0	1: Pending. This bit will be pending for user 1 when Message Queue 3 empty level reaches the configured threshold. Setting 1 to this bit clears it.	
6	1	1	1	
5	R/W1C	0x0	TRANSMIT_MQ2_IRQ_PEND 0: No effect 1: Pending. This bit will be pending for user 1 when Message Queue 2 empty level reaches the configured threshold. Setting 1 to this bit clears it.	
4	/	/	/	
My Call	WINGER .	with care	TRANSMIT MQ1_IRQ_PEND 0: No effect	
3	R/W1C	0x0	1: Pending. This bit will be pending for user 1 when Message Queue 1 empty level reaches the configured threshold. Setting 1 to this bit clears it.	
2	/	/	/	
1	R/W1C	0x0	TRANSMIT_MQ0_IRQ_PEND 0: No effect 1: Pending. This bit will be pending for user 1 when Message Queue 0 empty level reaches the configured threshold. Setting 1 to this bit clears it.	
0	/	/		



3.12.6.5 0x0050+N*0x0100+P*0x0004 MSGBox FIFO Status Register (Default Value: 0x0000_0000)

Offset: 0x0050+N*0x0100+P*0x0004 (N=0-1)(P=0-3)			Register Name: MSGBOX_FIFO_STATUS_REG
Bit	Bit Read/Write Default/Hex		Description
31: 1	/	/	1
0	R	0x0	FIFO_NOT_AVA_FLAG FIFO is not available flag 0: The Message FIFO queue empty level reaches the configured threshold
Mycan	, wheel		1: The Message FIFO queue empty level does not reach the configured threshold This FIFO status register has the status related to the message queue.

3.12.6.6 0x0060+N*0x0100+P*0x0004 MSGBox Message Status Register m (Default Value: 0x0000_0000)

	Offset: 0x0060+N*0x0100+P*0x0004 (N=0-1)(P=0-3)		Register Name: MSGBOX_MSG_STATUS_REG	
Bit	Read/Write	Default/Hex	Description	
31:4	1:4 / /		//	
			MSG_NUM	
			Message Number	
	0	0	Number of unread messages in the message queue. Here,	
Whost	M. M.	limited to eight messages per message queue.		
*		As As	0000: There is no message in the message FIFO queue.	
			0001: There is 1 message in the message FIFO queue.	
2.0			0010: There are 2 messages in the message FIFO queue.	
3:0	R	0x0	0011: There are 3 messages in the message FIFO queue.	
			0100: There are 4 messages in the message FIFO queue.	
			0101: There are 5 messages in the message FIFO queue.	
			0110: There are 6 messages in the message FIFO queue.	
			0111: There are 7 messages in the message FIFO queue.	
			1000: There are 8 messages in the message FIFO queue.	
			1001~1111:/	

Mag

MAC



3.12.6.7 0x0070+N*0x0100+P*0x0004 MSGBox Message Queue Register (Default Value: 0x0000_0000)

WACSU

Offset: 0x0070+N*0x0100+P*0x0004 (N=0-1)(P=0-3)			Register Name: MSGBOX_MSG_REG
Bit	Read/Write	Default/Hex	Description
			MSG_QUE
31:0	R/W	0x0	The message register stores the next to be read message of the
			message FIFO queue.

3.12.6.8 0x0080+N*0x0100+P*0x0004 MSGBox Write IRQ Threshold Register (Default Value: 0x0000_0000)

	0x0080+N*0x0 .)(P=0-3)	0100+P*0x0004	Register Name: MSGBOX_WR_INT_THRESHOLD_REG
Bît	Read/Write	Default/Hex	Description of Maria Maria
31:2	1 ""	I, h,	1 24, 24, 24, 24,
			MSG_WR_INT_THRESHOLD_CFG
			Configure the FIFO empty level to trigger the write interrupt for
			user1
1:0	R/W	0x0	00: 1
		PRO. IL	01: 2
			10: 4
			11: 8

:West

Therest Thister Thister Therest Thister Thister Thister Thister

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



3.13 Spinlock

3.13.1 Overview

The spinlock provides hardware synchronization mechanism in multi-core systems. With the lock operation, the spinlock prevents multiple processors from handling the sharing data simultaneously and thus ensure the coherence of data.


The spinlock has the following features:

- Supports 32 lock units
- Two kinds of lock status: locked and unlocked
- Lock time of the processor is predictable (less than 200 cycles)

3.13.2 Block Diagram

The following figure shows the block diagram of the spinlock.

Figure 3-37 Spinlock Block Diagram



3.13.3 Functional Description

3.13.3.1 Clock and Reset

The spinlock is mounted on AHBO. Before accessing the spinlock registers, you need to de-assert the reset signal on AHBO bus and then open the corresponding gating signal on AHBO bus.

eselvea. " "




3.13.3.2 Typical Application

My Acst.

The following figure shows a typical application of the spinlock. A processor locks spinlock before executing specific codes, and then unlocks the codes. After the lock is freed, other processors can read or write the data.

MyCol

Figure 3-38 Spinlock Typical Application Diagram



3.13.3.3 Spinlock State Machine

Mesu

When a processor uses spinlock, it needs to acquire the spinlock status through SPINLOCK STATUS REG.


Reading operation: when the return value is 0, it indicates that the spinlock enters the locked status; reading this status bit again can return 1, it indicates that the spinlock is the locked status.

Writing operation: when the spinlock is in the locked status, writing 0 can convert the spinlock to the unlocked status, the writing operation for other status is invalid.

The following figure shows the spinlock state machine.



Figure 3-39 Spinlock State Machine



- a) When the spinlock is in the unlocked state, writing 0/1 has no effect;
- b) When the spinlock is in the locked state, writing 0 can convert the corresponding spinlock to the unlocked state;
- () When the spinlock is in the locked state, writing 1 has no effect;
- d) When the spinlock is in the unlocked state, reading the bit can return 0 (it indicates spinlock enters into the locked state);
- e) When the spinlock is in the locked state, reading the bit can return 1 (it indicates spinlock is in the locked state);
- f) After reset, the spinlock is in the unlock state by default.

3.13.4 Programming Guidelines

3.13.4.1 Switching the Status

Follow the steps below to switch the lock status of a spinlock.

Step 1 When the read value from <u>SPINLOCKN_LOCK_REG (N=0-31)</u> is 0, the spinlock comes into the locked status.

- **Step 2** Execute the application codes, and the status of **SPINLOCK_STATUS_REG** is 1.
- **Step 3** Write 0 to <u>SPINLOCKN_LOCK_REG (N=0-31)</u>, the spinlock converts into the unlocked status, and the corresponding spinlock is released.

ock to the unlocked



3.13.4.2 Processing the Interrupt

The spinlock generates an interrupt when a lock is freed (the lock status converts from the locked status to the unlocked status).


Follow the steps below to process the interrupt:

- Step 1 Configure the interrupt enable bit of the corresponding spinlock in <u>SPINLOCK IRQ EN_REG</u> to enable the interrupt.
- Step 2 The spinlock generates an interrupt when its status converts from the locked status to the unlocked status, and the corresponding bit of the SPINLOCK IRQ STA REG turns to 1.
- **Step 3** Execute the interrupt handle function and clear the pending bit.

3.13.4.3 Taking/Freeing Spinlock

Take the synchronization between CPUX and DSP with SpinlockO as an example, the CPUX and DSP perform the following steps.


Figure 3-40 CPUX and DSP Taking/Freeing Spinlock0 Process



CPUX:

- (a) The CPUX initializes Spinlock.
- (b) Check lock register0 (SPINLOCK_STATUS_REG0) status. If it is taken, check until CPUX frees spinlock0 and then request to take spinlock0. Otherwise, retry until the lock register0 is taken.
- (c) Execute CPUX critical code.







----- DSP critical code section -----

Step 3 DSP frees spinlock0

writel(0, SPINLOCK_LOCK_REGO);

//DSP frees spinlock0

3.13.5 Register List

Module Name	Base Address	15
Spinlock	0x03005000	101

Register Name	Offset	Description
SPINLOCK_SYSTATUS_REG	0x0000	Spinlock System Status Register
SPINLOCK_STATUS_REG	0x0010	Spinlock Status Register
SPINLOCK_IRQ_EN_REG	0x0020 160 160	Spinlock interrupt Enable Register
SPINLOCK_IRQ_STA_REG	0x0040	Spinlock Interrupt Status Register
SPINLOCK_LOCKIDO_REG	0x0080	Spinlock Lockid0 Register
SPINLOCK_LOCKID1_REG	0x0084	Spinlock Lockid1 Register
SPINLOCK_LOCKID2_REG	0x0088	Spinlock Lockid2 Register
SPINLOCK_LOCKID3_REG	0x008C	Spinlock Lockid3 Register
SPINLOCK_LOCKID4_REG	0x0090	Spinlock Lockid4 Register
SPINLOCK_LOCK_REGN	0x0100 + N*0x0004	Spinlock Register N (N = 0 to 31)

3.13.6 Register Description

3.13.6.1 0x0000 Spinlock System Status Register (Default Value: 0x1000_0000)

Offset: 0x0000			Register Name: SPINLOCK_SYSTATUS_REG
Bit Read/Write Default/Hex		Default/Hex	Description
31:30	/	/	/
		0x1	LOCKS_NUM
			Number of lock registers implemented
29:28	R		00: This instance has 256 lock registers
29.20	ĸ		01: This instance has 32 lock registers
			10: This instance has 64 lock registers
			11: This instance has 128 lock registers



Offset: 0x0000			Register Name: SPINLOCK_SYSTATUS_REG
Bit	Read/Write	Default/Hex	Description &
27:9	1 mg	Villa .	the man man man man
8	R	0x0	IU0 In-Use flag0, covering lock register0-31 0: All lock registers 0-31 are in the NotTaken state. 1: At least one of the lock register 0-31 is in the Taken state.
7:0			

3.13.6.2 0x0010 Spinlock Register Status Register (Default Value: 0x0000_0000)

Offset:	0x0010		Register Name: SPINLOCK_STATUS_REG
Bit	Read/Write	Default/Hex	Description
MUNCSI	witheat	NOTES IN	EOCK_REG _A STATUS MAST MAST MAST MAST
21.0	D	0x0	SpinLock[i] status
31:0	R		0: The Spinlock is free
			1: The Spinlock is taken

3.13.6.3 0x0020 Spinlock Interrupt Enable Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: SPINLOCK_IRQ_EN_REG		
Bit	Read/Write	Default/Hex	Description		
			LOCK_IRQ_EN		
31:0	R/W	0x0	SpinLock[i] interrupt enable		
al Wal	White Cal	whycan w	0; Disable 1: Enable wheel whe		

3.13.6.4 0x0040 Spinlock Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: SPINLOCK_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
			LOCK_IRQ_STATUS
			SpinLock[i] interrupt status
31:0	R/W1C	0x0	0: No effect
			1: Pending
			Writing 1 clears this bit.



3.13.6.5 0x0080 Spinlock Lockid0 Register (Default Value: 0x7777_7777)

Offset: 0x0080			Register Name: SPINLOCK_LOCKINO_REG	
Bit	Read/Write	Default/Hex	Description	
31:0	R	0x7777777	LOCKID0	

3.13.6.6 0x0084 Spinlock Lockid1 Register (Default Value: 0x7777_7777)

Offset: 0x0084			Register Name: SPINLOCK_LOCKIN1_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x7777777	LOCKID1

3.13.6.7 0x0088 Spinlock Lockid2 Register (Default Value: 0x7777_7777)

Offset: 0x0088			Register Name: SPINLOCK_LOCKIN2_REG	
Bit	Read/Write	Default/Hex	Description	
31:0	R	0x7777777	LOCKID2	

3.13.6.8 0x008C Spinlock Lockid3 Register (Default Value: 0x7777_7777)

Offset: 0x008C			Register Name: SPINLOCK_LOCKIN3_REG	
Bit	Read/Write	Default/Hex	Description	
31:0	R	0x7777777	LQCKID3	285

3.13.6.9 0x0090 Spinlock Lockid4 Register (Default Value: 0x7777_7777)

Offset: 0x0090			Register Name: SPINLOCK_LOCKIN4_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x7777777	LOCKID4

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



0x0100 + N*0x04 Spinlock Register N (N = 0 to 31) (Default Value: 0x0000_0000) 3.13.6.10

				_	€	٦
		,	٦	7	۶	•
	_'	ľ	,)		
N	1	۹	١			

Offset	:: 0x0100 + N*0x	0004 (N = 0 to 31)	Register Name: SPINLOCKN_LOCK_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
			TAKEN
		0x0	Lock State
			Read 0x0: The lock was previously Not Taken (free). The
0	R/W		requester is granted the lock.
0	r, w		Write 0x0: Set the lock to Not Taken (free).
			Read 0x1: The lock was previously Taken. The requester is
			not granted the lock and must retry.
		77	Write 0x1: No update to the lock value.



3.14 RTC

3.14.1 Overview

The Real Time Clock (RTC) is used to implement time counter and timing wakeup functions. The RTC can display the year, month, day, week, hour, minute, second in real time. The RTC has the independent power to continue to work in system power-off.

The RTC has the following features:

- Provides a 16-bit counter for counting day, 5-bit counter for counting hour, 6-bit counter for counting minute, 6-bit counter for counting second
- External connect a 32.768 kHz low-frequency oscillator for count clock
- Timer frequency is 1 kHz
- Configurable initial value by software anytime
- Supports timing alarm, and generates interrupt and wakeup the external devices
- Eight 32-bit user registers for storing power-off information

ACAUTION

The register configuration of RTC is AHB bus, it only can support word operation, not byte operation and half-word operation.

3.14.2 Block Diagram


The following figure shows the block diagram of the RTC.

m m

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 3-41 RTC Block Diagram



3.14.3 Functional Description

3.14.3.1 External Signals

Table 3-17 RTC External Signals


Signal Signal	Description of the second of t
X32KIN	32.768 kHz oscillator input
X32KOUT	32.768 kHz oscillator output
NMI	Non-maskable Interrupt
INIVII	Alarm wakeup generates low level into NMI
VCC-RTC	RTC high voltage, generated via external power

114C81

MAN



3.14.3.2 Typical Application




The NMI and alarm0 in common generate low level signal.

3.14.3.3 Clock Tree

The following figure shows the clock tree of the RTC.

Figure 3-43 RTC Clock Tree





LOSC

The LOSC has 2 clock sources: internal RC external low frequency crystal. The LOSC selects the internal RC by default, when the system starts, the LOSC can select by software the external low frequency crystal to provide much accuracy clock. The clock accurate of the LOSC is related to the accurate of the external low frequency crystal. Usually select 32.768 kHz crystal with ±20 ppm frequency tolerance. When using internal RC, the clock can be changed by changing division ratio. When using external clock, the clock cannot be changed.

RTC

The clock sources of RTC can be selected by related switches, including 32K divided by internal 16 MHz RC, 32K divided by external DCXO, and external 32.768 kHz crystal.

System 32K


The clock sources of system 32K are from external 32.768 kHz crystal and 32K divided by the internal 16 MHz RC.

RTC_32K_FANOUT

The clock source of RTC_32K_FANOUT can select CLK32K, external 32.768 kHz crystal or 32K divided by external DCXO.

3.14.3.4 Real Time Clock


Figure 3-44 RTC Counter



The 1K counter adds 1 on each rising edge of the clock. When the clock number reaches 0x3FF, 1K counter starts to count again from 0, and the second counter adds 1. The step structure of 1 kHz counter is as follows.



Figure 3-45 RTC 1 kHz Counter Step Structure



According to above implementation, the changing range of each counter is as follows.

Table 3-18 RTC Counter Changing Range

Counter	Range
Second	0 to 59
Minute	0 to 59
Hour	0 to 23
Day	0 to 65535 (The year, month, day need be transformed by software according to
	day counter)



Because there is no error correction mechanism in the hardware, note that each counter configuration should not exceed a reasonable counting range.

3.14.3.5 Alarm 0

The principle of alarm0 is a comparator. When RTC timer reaches the scheduled time, the RTC generates the interrupt, or outputs low level signal by NMI pin to wakeup power management chip.

The RTC only generates one interrupt when RTC timer reached the scheduled day, hour, minute and second counter, then the RTC needs to be set a new scheduled time, the next interrupt can be generated.

3.14.3.6 Power-off Information Storage

The RTC provides eight 32-bit general purpose register to store power-off information.

Because VCC-RTC always holds non-power-off state after VCC-RTC cold starts, when the system is in shutdown or standby scene, the CPU can judge software process by the storing information.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.14.3.7 RTC_VIO

MYC3L

"WACSIL

MCan

MYCSI

MYCST

"MACSI

"WACSI

Hear

The RTC module has a LDO, the input source of the LDO is VCC_RTC, the output of the LDO is RTC_VIO, the value of RTC_VIO is adjustable, the RTC_VIO is mainly used for internal digital logic.

3.14.3.8 RC Calibration Usage Scenario

- Power-on: Select non-accurate 32K divided by internal RC.
- Normal scenario: Select external accurate 32K, or external calibrated 32K.
- Standby or power-off scenario: Select external accurate 32K, or external calibrated 32K.

ahyean

West West

14C31

"WASU

MYCan

inyear .

in car

WHYCE

3.14.4 Programming Guidelines

3.14.4.1 RTC Clock Control

- Step 1 Select clock source: Select clock source by the bit0 of LOSC CTRL REG, the clock source is the internal RC oscillator by default. When the system starts, the clock source can be switched to the external 32K oscillator by software.
- Step 2 Auto switch: After enabled the bit[15:14] of <u>LOSC_CTRL_REG</u>, the RTC automatically switches clock source to the internal oscillator when the external crystal could not output waveform, the switch status can query by the bit[1] of <u>LOSC_AUTO_SWT_STA_REG</u>.





If only configuring the bit[15] of <u>LOSC_CTRL_REG</u>, the clock source status bit cannot be changed after the auto switch is valid, because the two functions are independent.

Here is the basic code samples.

Write (0x16aa4000,LOSC_Ctrl); //Write key field

Write (0x16aa4001,LOSC_Ctrl); //Select the external 32K clock

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.14.4.2 RTC Calendar



- Step 1 Write time initial value: Write the current time to RTC_DAY_REG and RTC_HH_MM_SS_REG.
- **Step 2** After updated time, the RTC restarts to count again. The software can read the current time anytime.



- The RTC can only provide day counter, so the current day counter need be converted to year, month, day and week by software.
- Ensure the bit[8:7] of LOSC_CTRL_REG is 0 before the next time configuration is performed.

Here is the basic code samples.

For example: set time to 21st, 07:08:09 and read it.

RTC_DAY_REG = 0x00000015;

 $RTC_{HH_MM_SS_REG} = 0x00070809; //0000\ 0000\ 0000\ |\ 0\ 0000\ (Hour)\ 00\ |\ 00\ 0000\ (Minute)\ 00\ |\ 00\ 0000\ (Second)$

Read (RTC_DAY_REG);

Read (RTC_HH_MM_SS_REG);

3.14.4.3 Alarm0

- **Step 1** Enable alram0 interrupt by writing **ALARMO_IRQ_EN**.
- Step 2 Set the counter comparator, write the count-down day, hour, minute, second number to

 ALARMO DAY SET REG and ALARMO HH-MM-SS SET REG.
- Step 3 Enable alarm0 function by writing ALARM0_ENABLE_REG, then the software can query alarm count value in real time by ALARM0_DAY_SET_REG and ALARM0_HH-MM-SS_SET_REG. When the setting time reaches, ALARM0_IRQ_STA_REG is set to 1 to generate interrupt.
- **Step 4** After enter the interrupt process, write <u>ALARMO_IRQ_STA_REG</u> to clear the interrupt pending, and execute the interrupt process.
- **Step 5** Resume the interrupt and continue to execute the interrupted process.
- **Step 6** The power-off wakeup is generated via SoC hardware and PMIC, the software only needs to set the pending condition of alarm0, and set <u>ALARM CONFIG REG</u> to 1.

My.

. ~V^C

.



```
Here is the basic code samples.
```

```
irq_request(GIC_SRC_R_Alarm0, Alm0_handler);
irq_enable(GIC_SRC_R_Alarm0);

writel(1, ALARM0_DAY_SET_REG);

writel(1, RTC_HH_MM_SS_REG); //set 1 second corresponding to normal mode;

writel(1, ALM0_EN);

writel(1, ALM_CONFIG); //NMI output

while(!readl(ALM0_IRQ_STA));

writel(1, ALM0_IRQ_EN);

while(readl(ALM0_IRQ_STA));
```

3.14.5 Register List

Module Name	Base Address
RTC	0x07090000

Register Name	Offset	Description	
LOSC_CTRL_REG	0x0000	Low Oscillator Control Register	
LOSC_AUTO_SWT_STA_REG	0x0004	LOSC Auto Switch Status Register	
INTOSC_CLK_PRESCAL_REG	0x0008	Internal OSC Clock Pre-scalar Register	
RTC_DAY_REG	0x0010	RTC Year-Month-Day Register	
RTC_HH_MM_SS_REG	0x0014	RTC Hour-Minute-Second Register	
ALARMO_DAY_SET_REG	0x0020 11111	Alarm 0 Day Setting Register	
ALARMO_CUR_VLU_REG	0x0024	Alarm 0 Counter Current Value Register	
ALARMO_ENABLE_REG	0x0028	Alarm 0 Enable Register	
ALARMO_IRQ_EN	0x002C	Alarm 0 IRQ Enable Register	
ALARMO_IRQ_STA_REG	0x0030	Alarm 0 IRQ Status Register	
ALARM_CONFIG_REG	0x0050	Alarm Configuration Register	
32K_FOUT_CTRL_GATING_REG	0x0060	32K Fanout Control Gating Register	
GP_DATA_REG	0x0100 + N*0x04	General Purpose Register (N=0 to 7)	
FBOOT_INFO_REG0	0x0120	Fast Boot Information Register0	
FBOOT_INFO_REG1	0x0124	Fast Boot Information Register1	



Register Name	Offset	Description
DCXO_CTRL_REG	0x0160	DCXO Control Register
RTC_VIO_REG	0x0190 vice	RTC_WO Regulation Register
IC_CHARA_REG	0x01F0	IC Characteristic Register
VDD_OFF_GATING_CTRL_REG	0x01F4	VDD Off Gating Control Register
		Efuse High Voltage Power Switch Control
EFUSE_HV_PWRSWT_CTRL_REG	0x0204	Register
RTC_SPI_CLK_CTRL_REG	0x0310	RTC SPI Clock Control Register



The offset addresses less than 0x0300 are in VDD_RTC power domain, and the offset addresses large than or equal to 0x300 are in VDD_SYS power domain.

3.14.6 Register Description

3.14.6.1 0x0000 LOSC Control Register (Default Value: 0x0000_4010)

Offset:0x0000		Register Name: LOSC_CTRL_REG
Read/Write	Default/Hex	Description
		KEY_FIELD
W	ΟχΟ	Key Field
**	UNU /	This field should be filled with 0x16AA, and then the bit0 and
		bit1 can be written with the new value.
call.	car ca	LOSC_AUTO_SWT_FUNCTION
-01,	7, 01,	LOSC auto switch function disable with the same and the same and the same are same as the same are same a
Tty VV	UXU	0: Enable
		1: Disable
	0x1	LOSC_AUTO_SWT_32K_SEL_EN
		LOSC auto switch 32K clk source select enable
R/W		0: Disable. When the losc losts, the 32k clk source will not
.,		change to RC
		1: Enable. When the losc losts, the 32k clk source will change
		to RC (LOSC_SRC_SEL will be changed from 1 to 0)
/	/	/
8 R/W 0x0	0.0	RTC_HHMMSS_ACCE
	UXU	RTC Hour Minute Second access
	Read/Write W R/W /	Read/Write Default/Hex W 0x0 R/W 0x0 / /



Offset:0x0000			Register Name: LOSC_CTRL_REG
Bit	Bit Read/Write Default/Hex		Description
Wist.	NHIERT .	Mar Mag	After writing the RTC HH-MM-SS Register, this bit is set and it will be cleared until the real writing operation is finished. After writing the RTC HH-MM-SS Register, the RTC HH-MM-SS
			Register will be refreshed for at most one second.
			Note: Make sure that the bit is 0 for time configuration.
			RTC_DAY_ACCE
			RTC DAY access
			After writing the RTC DAY register, this bit is set and it will be
7	R/W	0x0	cleared until the real writing operation is finished.
		6	After writing the RTC DAY register, the DAY register will be
			refreshed for at most one second.
			Note: Make sure that the bit is 0 for time configuration.
6:5	1	1	
Micsel	withco	Myce Whyce	EXT_LOSC_EN WAS MALE MALE
4	D/M	0v1	External 32.768 kHz Crystal Enable
4	R/W	0x1	0: Disable
			1: Enable
		11	EXT_LOSC_GSM External 32.768 kHz Crystal GSM 00: Low 01: /
			10: /
			11: High
3:2	R/W	0x0	When GSM is changed, the 32K oscillation circuit will arise transient instability. If the autoswitch function (bit 15) is
Micar.	Mosel Mosel	Allicat Albert	enabled, 32K changes to RC16M with certain probability. The GSM can influence the time of 32K starting oscillation, the more the GSM, the shorter the time of starting oscillation. So modifying GSM is not recommended.
			If you need to modify the GSM, firstly disable the auto switch function (bit 15), with a delay of 50 us, then change the GSM, the 32K clock source is changed to external clock.
			RTC_SRC_SEL
			RTC_TIMER Clock Source Select
			0: LOSC_SRC
1	R/W	0x0	1: 24MDIV32K
			Before switching the bit, make sure that the 24MDIV32K function is enabled, that is, the bit16 of the 32K Fanout Control Register is 1.

Mesu



Offset:0x0000			Register Name: LOSC_CTRL_REG	
Bit	Read/Write	Default/Hex	Description	
My Col	MySol	Mycal Myca	LOSC_SRE_SEL WHOLE WHOLE WHOLE WHOLE	
	R/W	0.0	LOSC Clock So	LOSC Clock Source Select
0	K/VV	0x0	0: Low frequency clock from 16M RC	
			1: External 32.768 kHz OSC	



If the bit[8:7] of LOSC_CTRL_REG is set, the RTC HH-MM-SS, DD and ALARM DD-HH-MM-SS register cannot be written.

3.14.6.2 0x0004 LOSC Auto Switch Status Register (Default Value: 0x0000 0000)

Offset:0x0004			Register Name: LOSC_AUTO_SWT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	1	1	1
			EXT_LOSC_STA
2	R	0x0	Work only when the auto switch function is enabled.
	K	OXO	0: External 32.768 kHz OSC work normally
			1: External 32.768 kHz OSC work abnormally
			LOSC_AUTO_SWT_PEND
			LOSC auto switch pending
1	R/W1C	0x0	0: No effect
	N, WIC		1: Auto switch pending, it means LOSC_SRC_SEL is changed
Mest	Megl	mycan myca	from 1 to 0:
11	W	M. M.	Setting 1 to this bit will clear it.
			LOSC_SRC_SEL_STA
	D	00	Checking LOSC clock source status
0	R	0x0	0: Low frequency clock from 16M RC
			1: External 32.768 kHz OSC

WACSU

17.



3.14.6.3 0x0008 Internal OSC Clock Prescalar Register (Default Value: 0x0000_000F)

Offset:0	Offset:0x0008		Register Name: INTOSC_CLK_PRESCAL_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4:0	R/W	0xF	INTOSC_32K_CLK_PRESCAL Internal OSC 32K Clock Prescalar value N. The clock output = Internal RC/32/N. 00000: 1 00001: 2 00002: 3

3.14.6.4 0x0010 RTC Year-Month-DAY Register (Default Value: UDF)

Offset:0x0010			Register Name: RTC_DAY_REG
Bit	Read/Write	Default/Hex	Description
31:16	1	1	1
		1	DAY
15:0	R/W	UDF	Set Day
			Range from 0 to 65535.

3.14.6.5 0x0014 RTC Hour-Minute-Second Register (Default Value: UDF)

Offset:0	x0014	163E 163	Register Name: RTC_HH_MM_SS_REG
Bit	Read/Write	Default/Hex	Description will will will will all the second of the seco
31:21	1	/	/
			HOUR
20:16	R/W	UDF	Set hour
			Range from 0 to 23.
15:14	/	/	/
			MINUTE
13:8	R/W	UDF	Set minute
			Range from 0 to 59.
7:6	/	/	/
5:0	R/W	UDF	SECOND



(Offset:0x0014			Register Name:	RTC_HH_MI	M_SS_REG		
1	Bit	Read/Write	Default/Hex	Description	0	^	^	^
1/2	Cal	MYCOL	Whosi, Mycs	Set second	Mr. Mcsi.	Myeal	MUNEST	My Cal.
				Range from 0 to	59.			

3.14.6.6 0x0020 Alarm 0 Day Setting Register (Default Value: 0x0000_0000)

Offset:0x0020			Register Name: ALARMO_DAY_SET_REG
Bit	Read/Write	Default/Hex	Description
31:16	1	1	
15.0	R/W	0x0	ALARMO_COUNTER
15:0			Alarm 0 Counter is based on Day.

3.14.6.7 0x0024 Alarm 0 Counter Current Value Register (Default Value: UDF)

Offset:0	c 0024		Register Name: ALARM0_CUR_VLU_REG
Bit	Read/Write	Default/Hex	Description
31:21	1	1	
			HOUR
20:16	R/W	UDF	Current hour
			Range from 0 to 23.
15:14	1	1	1
			MINUTE
13:8	R/W	UDF	Current minute
2	6		Range from 0 to 59.
7:6	Liky Coi	Mes Mulco	1 Magain Magain Magain Magain Magain
			SECOND
5:0	R/W	UDF	Current second
			Range from 0 to 59.

3.14.6.8 0x0028 Alarm 0 Enable Register (Default Value: 0x0000_0000)

Offset:0	k 0028		Register Name: ALARMO_ENABLE_REG
Bit	Read/Write	Default/Hex	Description
31:1	/	/	/
0	R/W	0x0	ALM_0_EN



Offset:	0x0028	Register Name: A	ALARM0_E	NABLE_REG			
Bit	Read/Write	Default/Hex	Description	_	^		_
WHOSH.	Mr Yest	THEST WHICE	Alarm 0 Enable	why Call	why Cart	whilest	WHY COL
			0: Disable		,	•	-
			1: Enable				

3.14.6.9 0x002C Alarm 0 IRQ Enable Register (Default Value: 0x0000_0000)

Offset:0x002C			Register Name: ALARM0_IRQ_EN
Bit	Read/Write	Default/Hex	Description
31:1	/	1	/
			ALARMO_IRQ_EN
0	R/W	0.40	Alarm 0 IRQ Enable
"CSIL	K) W	0x0	0: Disable
My My	" Agin	May May	1: Enable with with with

3.14.6.10 0x0030 Alarm 0 IRQ Status Register (Default Value: 0x0000_0000)

Offset:0x0030			Register Name: ALARMO_IRQ_STA_REG
Bit	Read/Write	Default/Hex	Description
31:1	1	1	1
			ALARMO_IRQ_PEND
			Alarm 0 IRQ Pending bit
0	R/W1C	0x0	0: No effect
	Ny WIC	OXO	1: Pending, alarm 0 counter value is reached
at West	MACOL .	inical inica	If alarm Qirq enable is set to 1, the pending bit will be sent to the interrupt controller.

3.14.6.11 0x0050 Alarm Configuration Register (Default Value: 0x0000_0000)

Offset:0	k0050		Register Name: ALARM_CONFIG_REG
Bit	Read/Write	Default/Hex	Description
31:1	1	1	/
			ALARM_WAKEUP
0	R/W	0x0	Configuration of alarm wake up output.
			0: Disable alarm wake up output



Offset:0x0050			Register Name: ALARM_CONFIG_REG		
Bit	Read/Write	Default/Hex	Description		
Micel	Mycal	WACSI. "WACS	1: Enable alarm wake up output	"WACSIL	"WACSIL

3.14.6.12 0x0060 32K Fanout Control Gating Register (Default Value: 0x0000_0000)

Offset:0	(0060		Register Name: 32K_FOUT_CTRL_GATING_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	1	1
			HOSC_TO_32K_DIVIDER_ENABLE
16	R/W	0x0	HOSC to 32k divider enable
10	N/ VV	OXO	0: Disable the hosc 24M to 32K divider circuit
			1: Enable the hosc 24M to 32K divider circuit
15:3	1 lean	Lan ich	M. Jan Jan Jan Jan
M.	Miles .	ile, ile,	LOSC_OUT_SRC_SEL ^M
			LOSC output source select
2:1	R/W	0x0	00: RTC_32K (select by RC_CLK_SRC_SEL & LOSC_SRC_SEL)
			01: LOSC
			10: HOSC divided 32K
			32K_FANOUT_GATING
			LOSC out gating enable
0	R/W	0×0	Configuration of LOSC output, and there is no LOSC output by
O .	R/ W	0x0	default.
			0: Mask LOSC output gating
			1: Enable LOSC output gating

3.14.6.13 0x0100+N*0x0004 General Purpose Register (Default Value: 0x0000_0000)

Offset:0	k0100+N*0x00	04 (N=0 to 7)	Register Name: GP_DATA_REGN
Bit	Read/Write	Default/Hex	Description
31:0	D /\A/	0x0	GP_DATA
31:0	R/W		Data [31:0]



General purpose register 0 to 7 value can be stored if the RTC-VIO is larger than 0.7 $\rm V.$

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



3.14.6.14 0x0120 Fast Boot Information Register0 (Default Value: 0x0000_0000)

Offset:0x0120			Register Name: FBOOT_INFO_REG0
Bit	Read/Write	Default/Hex	Description
			FBOOT_INFO0
31:0	R/W	0x0	Fast Boot info
			Fast Boot Information 0, refer to BROM spec.

3.14.6.15 0x0124 Fast Boot Information Register1 (Default Value: 0x0000_0000)

Offset:0	(0124		Register Name: FBOOT_INFO_REG1		
Bit	Read/Write	Default/Hex	Description		
whycall	wiskes!	in year	FBOOT WFO1 WAS MADE WAS MADE		
31:0	R/W	0x0	Fast Boot info		
			Fast Boot Information 1, refer to BROM spec.		

3.14.6.16 0x0160 DCXO Control Register (Default Value: 0x883F_10F7)

Offset:0	Offset:0x0160		Register Name: DCXO_CTRL_REG		
Bit	Read/Write	Default/Hex	Description		
			CLK_REQ_ENB		
31	R/W	0x1	Clock REQ enable		
31	I N/ VV	OXI	0: Enable DCXO wake up function		
20	al.	- of .	1: Disable DCXO wake up function		
30:28	My .	Who while	I we me me me		
27.24	D/M	00	DCXO_ICTRL		
27:24	R/W	0x8	DCXO current control value		
23	/	/	/		
			DCXO_TRIM		
22:16	R/W	0x3F	DCXO cap array value		
			The capacity cell is 55 fF.		
15:13	/	/	/		
12:8	R/W	0x10	DCXO_BG		
12.0	12.8 R/W UXIU		DCXO bandgap output voltage		
7	R/W	0x1	0x1 DCXO_LDO_INRUSHB		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:0	Offset:0x0160		Register Name: DCXO_CTRL_REG		
Bit	Read/Write	Default/Hex	Description		
WACSU	"MyCall.	Whice Whice	DCXO LDO driving capacity signal, active high		
			XTAL_MODE		
6	R/W	0v1	Xtal mode enable signal, active high		
6	K/ VV	0x1	0: For external clk input mode		
			1: For normal mode		
			DCXO_RFCLK_ENHANCE		
5:4	D (\A)	0x3	DCXO rfclk enhance		
5.4	R/W	UXS	Enhance driving capacity of output OUT_RF_REFCLK, 0x0 for 5		
		,	pF, 0x1 for 10 pF, 0x2 for 15 pF, 0x3 for 20 pF.		
3	/	1	/		
		77	RSTO_DLY_SEL		
2	R/W	0x1	For Debug Use Only.		
Near	we sin	year. year	It cannot configure to Oin normal state.		
ic.	Mr.	M. M.	DCXO_EN		
1	D/M	01	DCXO enable		
1	R/W	0x1	1: Enable		
			0: Disable		
		1	CLK16M_RC_EN		
			1: Enable		
			0: Disable		
			The related register configuration is necessary to ensure the		
			reset debounce circuit has a stable clock source.		
	- 4	/	The first time SoC starts up, by default, the reset debounce		
0	R/W	0x1	circuit of SoC uses 32K divided by RC16M. In power-off,		
20	200	20	software reads the related bit to ensure whether EXT32K is		
Wilco	Mylo.	MACO. WHACO	working normally, if it is normal, first switch the clock source of debounce circuit to EXT32K, then close RC16M.		
			Without EXT32K scenario or external RTC scenario, software		
			confirms firstly whether EXT32K is working normally before		
			switching, or software does not close RC16M.		
	I	1	-		

3.14.6.17 0x0190 RTC_VIO Regulation Register (Default Value: 0x0000_0004)

Offset:0x0190			Register Name:RTC_VIO_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
4	R/W	0x0	V_SEL



Offset:0	x0190		Register Name:RTC_VIO_REG			
Bit	Read/Write	Default/Hex	Description			
My Car	My Kod.	MAGA, MAGA	VDD Select MHZ			
			1: Band gap			
3	/	/	1			
			RTC_VIO_REGU			
			RTC_VIO Voltage Select			
			The RTC-VIO is provided power for RTC digital part.			
			These bits are useful for regulating the RTC_VIO from 0.65 V to			
			1.3 V.			
		C.34	000: 1.0 V			
2:0	R/W	0x4	001: 0.65 V (the configuration can cause RTC reset)			
			010: 0.7 V			
nycan	78		011: 0.8 V			
ALIACO .	nity C	White while	100: 0.9 V 4HH 4HH			
			101: 1.1 V			
			110: 1.2 V			
			111: 1.3 V			

3.14.6.18 0x01F0 IC Characteristic Register (Default Value: 0x0000_0000)

	Offset:0x01F0			Register Name: IC_CHARA_REG	
	Bit	Read/Write	Default/Hex	Description	
				KEY_FIELD	
	31:16	R/W	0x0	Key Field	
	Alcar.		The field should be written as 0x16AA. Writing any other value		
701	(4)	Mes	They wiley	in this field aborts the write-operation.	
	,			ID_DATA	
	15:0	R/W	0x0	Return 0x16AA only if the KEY_FIELD is set as 0x16AA when	
				read those bits, otherwise return 0x0.	

3.14.6.19 0x01F4 VDD Off Gating Control Register (Default Value: 0x0000_0021)

Offset:0x01F4			Register Name: VDD_OFF_GATING_CTRL_REG	
Bit	Read/Write	Default/Hex	Description	
31:16	W	0x0	KEY_FIELD	
31.10	VV	UXU	Key Field	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:0	Offset:0x01F4		Register Name: VDD_OFF_GATING_CTRL_REG			
Bit	Read/Write	Default/Hex	Description			
West	My Kol.	Wilest Miles	This field should be filled with 0x16AA, and then the bit 15 can be configured.			
15	WAC	0x0	PWROFF_GAT_RTC_CFG (For Debug Use Only) Power off gating control signal When use vdd_sys to RTC isolation software control, write this bit to 1. It will only be cleared by resetb release.			
14:12	/	1				
11:4	www.	Ox2	VCCIO_DET_SPARE Bit[7:5]: Reserved, default=0 Bit[4]: Bypass debounce circuit, defaule=0 Bit[3]: Enable control, defaule=0 0: Disable VCC-IO detection 1: Force the detection output Bit[2:0]: Gear adjustment 000: Detection threshold is 2.5 V 001: Detection threshold is 2.6 V 010: Detection threshold is 2.7 V (default) 011: Detection threshold is 2.9 V 100: Detection threshold is 3 V 110: N/A 111: N/A			
3:1	1	1	/			
Ost	R/W	0x1	O: not bypass 1: bypass			

3.14.6.20 0x0204 Efuse High Voltage Power Switch Control Register (Default Value: 0x0000_0000)

Offset:0x0204			Register Name: EFUSE_HV_PWRSWT_CTRL_REG	
Bit	Read/Write	Default/Hex	Description	
31:1	/	1	/	
	0 R/W 0x0		EFUSE_1.8V_POWER_SWITCH_CONTROL	
0			1: Open power switch	
			0: Close power switch	



3.14.6.21 0x0310 RTC SPI Clock Control Register (Default Value: 0x0000_0009)

Offset:0	Offset:0x0310		Register Name: RTC_SPI_CLK_CTRL_REG
Bit	Read/Write	Default/Hex	Description
			RTC Reg CFG SPI Clock Gating
			0: Gating
			1: Not Gating
31	R/W	0x0	Before configurating RTC register, the clock divider of SPI
	.,	CX	needs be configured firstly, then clock gating needs be
			enabled.
			Note: Frequency division and clock gating can not be set at
		-1 V	the same time.
30:5	1	1	/
Mican	altycall	Mark THACE	RTC Reg CFG SPI Clock Divider: M
			Actual SPI Clock = AHBS1/(M+1), (0 to 15)
4:0	R/W	0v0	The default frequency of AHBS1 is 200 MHz, and the default
4.0	IN/ VV	0x9	frequency of SPI Clock is 20 MHz.
			Note: The SPI clock can not exceed 50 MHz, or else the RTC
			register may be abnormal.

MYCal

્ર

i whitel whitel whitel whitel whitel whitel

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Contents

17cgi	4	My Acgl.	Mycol	WHOST.	whycol.	MyCol.	Mycal.	Mycal.	MyCsl.	Mr. Acal.
4	Vide	o and (Graphics							384
	4.1	DE								384
	4.2	DI								385
	4.4	Video	Decoding							387
		4.4.1	Overview							387
		4.4.2	Block Diagra	m						388
	4.5	Video	Encoding							389
		4.5.1								
Net .	4	4.5.2	Block Diagra	m	we are	we are	who a	nts est		389

"WACSU

Hear Minkey

Hear "Wear

MHYCAR

MACSIC

WASSE



L	α	ıres
	gu	II C3
	U	

Figures									
In Year	Myear	Myear	MACSI	MACSE	Myean	Myear	Mycan	Whiteall	MYCOL
Figure 4-1 DE Block Diagram									
Figure 4-2 Video Decoding Block Diagram									388
Figur	e 4-3 JPGE Bl	ock Diagram				(390
					10	15			





4 Video and Graphics


4.1 DE

The Display Engine (DE) is a hardware composer to transfer image layers from a local bus or a video buffer to the LCD interface. The DE supports four overlay windows to blend, and supports image post-processing in the video channel. The block diagram of DE is shown in Figure 4-1.

The DE has the following features:

- Output size up to 2048 x 2048
- Four alpha blending channels for main display, three channels for aux display
- Four overlay layers in each channel, and has a independent scaler
- Potter-duff compatible blending operation
- Support input format Semi-planar YUV422/YUV420/YUV411 and Planar YUV422/YUV420/YUV411,
 ARGB8888/XRGB8888/ARGB4444/ARGB1555/RGB565/palette
- Supports SmartColor2.0 for excellent display experience
 - Adaptive detail/edge enhancement
 - Adaptive color enhancement
 - Adaptive contrast enhancement and fresh tone rectify
- Supports write back for aux display

Figure 4-1 DE Block Diagram



NH YCOL

MACO

384



4.2 DI

The De-interlacer (DI) converts the interlaced input video frame to progressive video frame.

14cgl,

The DI has the following features:

- Supports YUV420 (Planar/NV12/NV21) and YUV422 (Planar/NV16/NV61) data format
- Supports video resolution from 32x32 to 2048x1280 pixel
- Supports Inter-field interpolation/motion adaptive de-interlace method
- Performance: module clock 600M for 1080p@60Hz YUV420

~1₀₀



G2D

The Graphic 2D (G2D) engine is hardware accelerator for 2D graphic.

The G2D has the following features:

- Supports layer size up to 2048 x 2048 pixels
- Supports pre-multiply alpha image data
- Supports color key
- Supports two pipes Porter-Duff alpha blending
- Supports multiple video formats 4:2:0, 4:2:2, 4:1:1 and multiple pixel formats (8/16/24/32 bits graphics layer)
- Supports memory scan order option
- Supports any format convert function
- Supports 1/16× to 32× resize ratio
- Supports 32-phase 8-tap horizontal anti-alias filter and 32-phase 4-tap vertical anti-alias filter
- Supports window clip
- Supports FillRectangle, BitBlit, StretchBlit and MaskBlit
- Supports horizontal and vertical flip, clockwise 0/90/180/270 degree rotate for normal buffer
- Supports horizontal flip, clockwise 0/90/270 degree rotate for LBC buffer



4.4 Video Decoding

4.4.1 Overview

The Video Decoding consists of Video Control Firmware (VCF) running on ARM processor and embedded hardware Video Engine (VE). VCF gets the bitstream from topper software, parses bitstream, invokes the Video Engine, and generates the decoding image sequence. The decoder image sequence is transmitted by the video output controller to the display device under the control of the topper software.

The Video Decoding has the following features:

- Supports H.265 MP@L5.0
 - Maximum video resolution: 4096 x 2048
 - Maximum decoding rate: 100 Mbit/s, 4K@30fps or 1080p@60fps
- Supports H.264 BP/MP/HP@L5.0
 - Maximum video resolution: 4096 x 2048
 - Maximum decoding rate: 60 Mbit/s, 4K@24fps or 1080p@60fps
- Supports H.263 BP
 - Maximum video resolution: 1920 x 1080
 - Maximum decoding rate: 60 Mbit/s, 1080p@60fps
- Supports MPEG-4 SP/ASP L5
 - Maximum video resolution: 1920 x 1080
 - Maximum decoding rate: 60 Mbit/s, 1080p@60fps
- Supports MPEG-2 MP/HL
 - Maximum video resolution: 1920 x 1080
 - Maximum decoding rate: 60 Mbit/s, 1080p@60fps
- Supports MPEG-1 MP/HL
 - Maximum video resolution: 1920 x 1080
 - Maximum decoding rate: 60 Mbit/s, 1080p@60fps
- Supports Xvid
 - Maximum video resolution: 1920 x 1080
 - Maximum decoding rate: 60 Mbit/s, 1080p@60fps
- Supports Sorenson Spark



nk yest

WCSL

7 w



- Maximum video resolution: 1920 x 1080

Maximum decoding rate: 60 Mbit/s, 1080p@60fps

Supports WMV9/VC1 SP/MP/AP

- Maximum video resolution: 1920 x 1080

- Maximum decoding rate: 60 Mbit/s, 1080p@60fps

Supports MJPEG


- Maximum video resolution: 1920 x 1080

- Maximum decoding rate: 60 Mbit/s, 1080p@30fps

4.4.2 Block Diagram

The functional block diagram of the Video Decoding is as follows.

Figure 4-2 Video Decoding Block Diagram



Mest Moles

M.

MHCS

388



4.5 Video Encoding

4.5.1 Overview

The Video Encoding supports JPEG/MJPEG encoding (JPGE).

The JPGE is a high-performance JPEG encoder implemented by using hardware. It supports 64-megapixel snapshot or HD MJPEG encoding.

The JPGE has the following features:

- Supports ISO/IEC 10918-1 (CCITT T.81) baseline process (DCT sequential) encoding
- Encodes the pictures in the chrominance sampling format of YCbCr4:2:0 and YCbCr4:2:2
- Supports multiple input picture formats:
 - Semi-planar YCbCr4:2:0
- Semi-planar YCbCr4:2:2
- Supports JPEG encoding with the performance of 1080p@60fps
- Supports configurable picture resolutions
 - Minimum picture resolution: 192 x 96
 - Maximum picture resolution: 4096 x 4096
- Supports the picture width or height step of 8
- Supports configurable quantization tables for the Y component, Cb component and Cr component respectively
- Supports OSD front-end overlapping
 - OSD overlaying before encoding for a maximum of 16 regions
 - OSD overlaying with any size and at any position (within the size and position range of the picture)
 - 16-level alpha blending
 - OSD overlaying control (enabled or disabled)
- Supports the color-to-gray function
- Supports the MJPEG output bit rate ranging from 2 kbit/s to 60 Mbit/s

4.5.2 Block Diagram

The functional block diagram of the JPGE is as follows.


Mest

, west

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 4-3 JPGE Block Diagram



The JPGE realizes various protocol processing with large computation such as OSD, level shift, DCT, quantization, scanning, VLC encoding, and stream generation. The ARM software completes the encoding control processing such as quantization table configuration and interrupt processing.

Before the JPGE starts encoding, the software allocates two types of buffers mainly in the external DDR SDRAM:

• Input picture buffer

The JPGE reads the source pictures to be encoded from this buffer during encoding. This buffer is generally written by the Video Input Port module.

Stream buffer

This buffer stores encoded streams. The JPGE writes streams to this buffer during encoding. This buffer is read by software.

athical athical athical athical athical athical athical athical athical athical

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Contents

13		My,	all?	My	My	My	illy	Mes	My,	My
5	Vide	eo Outp	out Interfaces							394
	5.1	TCON	LCD							394
		5.1.1	Overview							394
		5.1.2	Block Diagrar	n						395
		5.1.3	Functional De	escription						395
		5.1.4								
		5.1.5								
		5.1.6								
	5.2		TV							
ACSIL.		5.2.1	Overview	- Con	708	, Vice	- VOL	- 103C	70.50	450
(2)		5.2.2	Functional De	escription	M,	M,	M,	ή,	WHOCO	450
		5.2.3								
		5.2.4	Register Desc	cription						451
	5.3		coder							
			Overview							
		5.3.2	Block Diagrar	n						463
		5.3.3								
		5.3.4								
		5.3.5	Register List.		/					466
20		5.3.6								
Acon		5.3.7	TVE Register	Description	19/13/Co.	My Co.	My Co.	401 _{C0}	Medico.	472
	5.4	MIPI D)SI							492
		5.4.1	Overview							492
	5.5	HDMI								493
		E E 1	Overview							402



Figures

Regi	Mycar	Whitest	whytar	WHACEL	Mycan	whycan	Whitest	whycan	whycan
Figure 5-	1 TCON_LC	D Block Diag	ram						395
Figure 5-2	2 HV Interfa	ace Vertical 1	iming						399
									400
Figure 5-4	4 i8080 Inte	erface Timing	Ş						402
Figure 5-	5 LVDS Sing	le Link JEDIA	Mode Inter	face Timing.					403
Figure 5-6	6 LVDS Sing	le Link NS M	ode Interfac	e Timing					403
Figure 5-	7 LVDS Dua	l Link NS Mo	de Interface	Timing					404
Figure 5-8	8 CMAP Mo	odule							406
Figure 5-9	9 FRM Mod	lule							406
Figure 5-1	10 The Data	a Timing of M	IIPI DSI Vide	o Mode					407
Figure 5-	11 HV Mod	e Initial Proc	ess	in	n _{les}	Me all	riles	My	407
Figure 5-2	12 LVDS Mo	ode Configur	ation Proces	is		4			410
Figure 5-2	13 i8080 M	ode Initial Pr	ocess						413
Figure 5-2	14 TVE Bloc	k Diagram							463
Figure 5-2	16 DAC Cali	bration Fund	tion						465
Figure 5-2	17 Operatir	ng TVE Modu	le						466





Tables

MYCS	MACO	WHO	WHYCO	MyCo	MyCo	Myles	Myso	MyCo	MyCo
Ta	ble 5-1 LCD Ext	ernal Signals							395
	ıble 5-2 The Cor								
Ta	ıble 5-3 The Cor	rrespondence	between LC	CD and LVDS					397
Ta	ible 5-4 HV Pan	el Signals							398
Ta	ıble 5-5 BT656 i	Panel Signals							400
Ta	ble 5-6 EAV and	d SAV Sequen	ice						401
Ta	ble 5-7 CPU Pa	nel Signals							401
Ta	ible 5-8 LVDS Pa	anel Signals							402
Ta	ble 5-9 TCON_I	LCD Clock Sou	ırces						404
	ble 5-10 RGB G								405
Ta Ta	ble 5-11 TVE Ex	xternal Signals	• _{ik,3}	My	Mes	Mes	riles	W.	463
Ta	hle 5-12 TVF Cl	lock Sources							464

















5 Video Output Interfaces

Meder Meder

5.1 TCON LCD

5.1.1 Overview

The Timing Controller_LCD (TCON_LCD) is a module that processes video signals received from system through a complicated arithmetic and then generates control signals and transmits them to the LCD panel driver IC.

The TCON_LCD includes the following features:

- Supports RGB interface with DE/SYNC mode, up to 1920x1080@60fps
- Supports serial RGB/dummy RGB interface, up to 800x480@60fps
- Supports LVDS interface with dual link, up to 1920x1080@60fps
- Supports LVDS interface with single link, up to 1366x768@60fps
- Supports i8080 interface, up to 800x480@60fps
- Supports BT656 interface for NTSC and PAL
- Supports RGB888, RGB666 and RGB565 with dither function
- Supports Gamma correction with R/G/B channel independence


White Thistory White Thistory White Thistory White Thistory White

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



5.1.2 Block Diagram

Figure 5-1 TCON_LCD Block Diagram



5.1.3 Functional Description

5.1.3.1 External Signals

The LCD external signals are used to connect to panel interface. The panel interface has various types.

Table 5-1 LCD External Signals

Signal Name	Description Garage	Туре
LCD0-D[23:0]	LCD Data Output	0
LCD0-CLK	LCD Clock	0
ECDO CEN	The pixel data are synchronized by this clock	O
LCD0-VSYNC	LCD Vertical Sync	0
LCD0-V3TNC	It indicates one new frame	O
LCD0-HSYNC	LCD Horizontal Sync	0
LEBO TISTIVE	It indicates one new scan line	Ŭ
LCD0-DE	LCD Data Output Enable	0
TCON-TRIG	LCD Sync (TCON outputs to LCD for sync)	0
LVDS0-CKP	LVDS0 Positive Port of Clock	0
LVDS0-CKN	LVDS0 Negative Port of Clock	0
LVDS0-V[3:0]P	LVDS0 Positive Port of Data Channel [3:0]	0



Signal Name	Description	Туре
LVDS0-V[3:0]N	LVDS0 Negative Port of Data Channel [3:0]	0
LVDS1-CKP///	LVDS1 Positive Port of Clock	O while
LVDS1-CKN	LVDS1 Negative Port of Clock	0
LVDS1-V[3:0]P	LVDS1 Positive Port of Data Channel [3:0]	0
LVDS1-V[3:0]N	LVDS1 Negative Port of Data Channel [3:0]	O

For parallel RGB, the data of LCD is high-aligned. The correspondence is as follows.

Table 5-2 The Correspondence between LCD and RGB

LCD I/O	Parallel RGB I/O		
LCD I/O	RGB565	RGB666	RGB888
LCD0-D23	R4	R5	R7
LCD0-D22	R3	.R4 .S	R6 K
LCD0-D21	R2 NO NO	R3 with with	R5 with with
LCD0-D20	R1	R2	R4
LCD0-D19	RO	R1	R3
LCD0-D18	-	RO	R2
LCD0-D17			R1
LCD0-D16			RO
LCD0-D15	G 5	G5	G7
LCD0-D14	G4	G4	G6
LCD0-D13	G3	G3	G5
LCD0-D12	G2	G2	G4
LCD0-D11	G1	G1	G3
LCD0-D10	GO S	GO S	G2
ICCD0-D9 M	and and are	Par Par - P	G1 MM MM
LCD0-D8		-	G0
LCD0-D7	B4	B5	В7
LCD0-D6	В3	B4	В6
LCD0-D5	B2	В3	B5
LCD0-D4	B1	B2	B4
LCD0-D3	В0	B1	В3
LCD0-D2	-	ВО	B2
LCD0-D1	-	-	B1
LCD0-D0	-	-	ВО

Mycali

MACSI



The multiplex relationship between LCD I/O and LVDS is shown as follows.

Table 5-3 The Correspondence between LCD and LVDS

10010	M. M. M. M.
LCD I/O	LVDS I/O
LCD0-D2	LVDS0-V0P
LCD0-D3	LVDS0-V0N
LCD0-D4	LVDS0-V1P
LCD0-D5	LVDS0-V1N
LCD0-D6	LVDS0-V2P
LCD0-D7	LVDS0-V2N
LCD0-D10	LVDS0-CKP
LCD0-D11	LVDS0-CKN
LCD0-D12	LVDS0-V3P
LCD0-D13	LVDSO-V3N Hear Hear Hear
LCD0-D14	LVDS1-V0P
LCD0-D15	LVDS1-V0N
LCD0-D18	LVDS1-V1P
LCD0-D19	LVDS1-V1N
LCD0-D20	LVDS1-V2P
LCD0-D21	LVDS1-V2N
LCD0-D22	LVDS1-CKP
LCD0-D23	LVDS1-CKN
LCD0-CLK	LVDS1-V3P
LCD0-DE	LVDS1-V3N

5.1.3.2 Control Signal and Data Port Mapping

		SYNC RGB			CPU Cmd	CPU 18- bit	CPU 16bit		CPU 8bit		CPU 9bit	LVDS		
External I/O	Internal pin	Para RGB	Serial RGB	CCIR 656		256 K	256к	65 K	256K	65K	256K		ngle ink	DualLink
			1 st 2 nd 3 rd				1st 2nd 3rd 1st 2nd 1st 2nd		1 st 2 nd 3 rd	1 st 2 ⁿ	1 st 2 ⁿ	1	2	
LCD0_VSYNC	100		VSYNC				CS							
LCD0_HSYNC	0_HSYNC IO1 HSYNC						RD							
LCD0_CLK							WR						D3P2	



																											_
LCD0_DE	103			DE											RS										D3N2		
LCD0_D23	D23	R7					D23	R5	R5	В5	G5	R5		R5	В5	R4									CKN2		
LCD0_D22	D2231	R6	_1	cair		10	D22	R4	R4c	§B4	G4	R4	585	R4	В4	R3			1631			ارد	80		CKP2		1
LCD0_D21	D21	R5	sil)		M.	D21	R3	R3	В3	G3	R3		R3	В3	R2		74	2			M.		7	D2N2	ji ji	1
LCD0_D20	D20	R4					D20	R2	R2	В2	G2	R2		R2	В2	R1									D2P2		
LCD0_D19	D19	R3					D19	R1	R1	B1	G1	R1		R1	B1	RO									D1N2	D3N2	
LCD0_D18	D18	R2					D18	R0	R0	В0	G0	R0		R0	В0	G5									D1P2	D3P2	
LCD0_D17	D17	R1					D17																			CKP2	
LCD0_D16	D16	R0					D16																			CKN2	
LCD0_D15	D15	G7					D15	G5								G4									D0N2	D2N2	
LCD0_D14	D14	G6					D14	G4				0				G3									D0P2	D2P2	
LCD0_D13	D13	G5					D13	G3			\													D3N1		D1N2	
LCD0_D12	D12	G4	D71	D72	D73	D7	D12	G2	G5	R5	В5	G5	В5	G5		G2	R5	G5	B5	R4	G2	R5	G2	D3P1		D1P2	
LCD0_D11	D11	G3	D61	D62	D63	D6	D11	G1	G4	R4	В4	G4	В4	G4		G1	R4	G4	В4	R3	G1	R4	G1	CKN11		D0N2	
LCD0_D10	D10	G2	D51	D52	D53	D5	D10	G0	G3	R3	ВЗ	G3	В3	G3		G0	R3	G3	В3	R2	G0	R3	G0	CKP11		D0P2	
LCD0_D9	D9	G1					D9																			D3N1	
LCD0_D8	D8	G0					D8																_			D3P1	
LCD0_D7	D7	В7	D41	D42	D43	D4	D7	В5	G2	R2	В2	G2	B2	G2		B4	R2	G2	B2	R1	B4	R2	В5	D2N1		CKP1	
LCD0_D6	D6Cg/	В6	D31	D32	D33	D3 (D6	В4	G1	R1	В1	G1	B1	G1		B3	R1	G1	B1	RO	В3	R1	B4	D2P1	"ACSIL	CKN1	1
LCD0_D5	D5	B5	D21	D22	D23	D2	D5	В3	G0	R0	В0	GO	В0	G0	M	В2	RO	G0	ВО	G5	B2	R0	вз	D1N1		D2N1	
LCD0_D4	D4	В4	D11	D12	D13	D1	D4	B2								B1			7	G4	B1	G5	В2	D1P1		D2P1	
LCD0_D3	D3	В3	D01	D02	D03	D0	D3	B1						-	1	В0				G3	во	G4	В1	D0N1		D1N1	
LCD0_D2	D2	B2		4			D2	В0	-				h.									G3	В0	D0P1		D1P1	
LCD0_D1	D1	B1	4				D1					1														D0N1	
LCD0_D0	D0	В0					D0		1					-												D0P1	

5.1.3.3 HV interface (Sync+DE mode)

HV I/F is also known as Sync + DE mode, which is widely used in TFT LCD module for PMP/MP4 applications. Its signals are define as:

Table 5-4 HV Panel Signals

Signal Name	Description	Туре
Vsync	Vertical sync, indicates one new frame	0
Hsync	Horizontal sync, indicates one new scan line	0
DCLK	Dot clock, pixel data are sync by this clock	0
DE	LCD data enable	0
D[230]	24-bit RGB output from input FIFO for panel	0

The timing diagram of HV interface is as follows.



Figure 5-2 HV Interface Vertical Timing







Figure 5-3 HV Interface Horizontal Timing



5.1.3.4 BT656 Interface

In HV serial YUV output mode, its timing is BT656 compatible. SAV adds right before active area every line; EAV adds right after active area every line.

Table 5-5 BT656 Panel Signals

Signal Name	Description	Туре
DCLK	Clock signal	0
DATA[7:0]	Data signal	0

Its logic is:

F = "0" for Field 1 F = "1" for Field 2

V = "1" during vertical blanking



H = "0" at SAV H = "1" at EAV

P3-P0 = protection bits

P3 = V A H

 $P2 = F \oplus H$

 $P1 = F \oplus V$

 $P0 = F \oplus V \oplus H$

Where \oplus represents the exclusive-OR function.

The 4 byte SAV/EAV sequence is as follows.

Table 5-6 EAV and SAV Sequence

Meal Meal	8-bit Data	car	W	381	, WC3	ži.	, year		10-bit Data		
n n	D9 (MSB)	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	1	1	1	1	1	1	1	1	1	1	
Preamble	0	0	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	0	0	
Status word	1	F	V	ī	Р3	P2	P1	P0	0	0	

5.1.3.5 i8080 Interface

The i8080 I/F LCD panel is most common interface for small size, low resolution LCD panels. The CPU control signals are active low.


Table 5-7 CPU Panel Signals

Signal Name	Description	Туре
CS	Chip select, active low	0
WR	Write strobe, active low	0
RD	Read strobe, active low	0
A1	Address bit, controlled by "LCD_CPUI/F" BIT26/25	0
D[230]	Digital RGB output signal	I/O

The following figure relationship between basic timing and CPU timing. WR is 180° delay of DCLK; CS is active when pixel data is valid; RD is always set to 1; A1 is set by "LCD_CPUI/F".



Figure 5-4 i8080 Interface Timing



When CPU I/F is in IDLE state, it can generate WR/RD timing by setting "Lcd_CPUI/F". The CS strobe is one DCLK width, and the WR/RD strobe is half DCLK width.

5.1.3.6 LVDS Interface

Table 5-8 LVDS Panel Signals

Signal Name	Description	Туре
CKP	The positive port of clock	0
CKN	The negative port of clock	0
DOP	The positive port of data channel 0	0
DON YEST YEST	The negative port of data channel 0	i O Mar
D1P M	The positive port of data channel 1	0
D1N	The negative port of data channel 1	0
D2P	The positive port of data channel 2	0
D2N	The negative port of data channel 2	0
D3P	The positive port of data channel 3	0
D3N	The negative port of data channel 3	0

The following figures show the timing of LVDS interface.



Figure 5-5 LVDS Single Link JEDIA Mode Interface Timing




Figure 5-6 LVDS Single Link NS Mode Interface Timing







Figure 5-7 LVDS Dual Link NS Mode Interface Timing



5.1.3.7 Clock Sources

The following table describes the clock sources of TCON_LCD. Table 5-9 describes the clock sources of TCON_LCD.

Table 5-9 TCON_LCD Clock Sources

Clock Sources	Description	
PLL_VIDEO0(1X)	By default, PLL_VIDEO0(4X) is 1188 MHz, PLL_VIDEO0(1X) is 297 MH	
PLL_VIDEO0(4X)	By default, PLL_VIDEOU(4X) is 1188 Winz, PLL_VIDEOU(1X) is 297 Winz	





Clock Sources	Description
PLL_VIDEO1(1X) PLL_VIDEO1(4X)	By default, PLL_VIDEO1(4X) is 1188 MHz, PLL_VIDEO1(1X) is 297 MHz
PLL_PERI(2X)	By default, PLL_PERI(2X) is 1.2 GHz
PLL_AUDIO1(DIV2)	By default, PLL_AUDIO1 is 3072 MHz, PLL_AUDIO1(DIV2) is 1536 MHz

5.1.3.8 RGB Gamma Correction

Function: This module correct the RGB input data of DE.

A 256*8*3 Byte register file is used to store the gamma table.

Table 5-10 RGB Gamma Correction Table

.63	
710	
163	
Z1.	

Offset Car	Value of of
0x400	{ B0[7:0], G0[7:0], R0[7:0] }
0x404	{ B1[7:0], G1[7:0], R1[7:0] }
0x7FC	{ B255[7:0], G255[7:0], R255[7:0] }

5.1.3.9 **CEU Module**

This module enhances color data from DE.

R' = Rr*R + Rg*G + Rb*B + Rc

G' = Gr*R + Gg*G + Gb*B + Gc

B' = Br*R + Bg*G + Bb*B + Bc

Rr, Rg, Rb, Gr, Gg, Gb, Br, Bg, Bb s13(-16, 16)

Rc, Gc, Bc s19 (-16384, 16384)

R, G, B u8 [0-255]

R' has the range of [Rmin ,Rmax]

G' has the range of [Rmin ,Rmax]

B' has the range of [Rmin ,Rmax]

5.1.3.10 CMAP Module

Function: This module map color data from DE.



Every 4 input pixels are as a unit. A unit is divided into 12 bytes. Output byte can select one of those 12 bytes. Note that even line and odd line can be different, and output can be 12 bytes (4 pixels) or reduce to 6 bytes (2 pixels).

Figure 5-8 CMAP Module

Input			
r0(2)	r1(6)	r2(a)	r3(d)
g0(1)	g1(5)	g2(9)	g3(c)
b0(0)	b1(4)	b2(8)	b3(b)

In mode: 4 pixels


Out mode: 4 pixels/2 pixels

	Output			
D23:16	odd0			
D15:08	odd0	odd1	odd2	odd3
D07:00	odd0			

eve0	eve1	eve2	eve3

5.1.3.11 FRM Module

Figure 5-9 FRM Module




5.1.3.12 MIPI DSI

The requirements on MIPI DSI mode are as follows.

(1). When using MIPI DSI as display interface, the data clk of TCON needs be started firstly.




(2). When it is used with DSI video mode, the setting of block space needs to meet the following relationship.



5.1.4 Programming Guidelines

5.1.4.1 HV Mode Configuration Process

Figure 5-11 HV Mode Initial Process



(1) Parallel RGB

Step 1 Select HV interface type

Configure LCD_CTL_REG[LCD_IF] (reg0x40) to 0 to select HV (Sync+DE) mode, and configure LCD_HV_IF_REG[HV_MODE] (reg0x58) to 0 to select 24bit/1cycle parallel mode.

lcd_dev[sel]->lcd_ctl.lcd_if = HV(Sync+DE);

lcd_dev[sel]->lcd_ctl.src_sel = src; //src = DE/color/grayscale/...

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.

407



lcd_dev[sel]->lcd_hv_ctl.hv_mode = 24bit/1cycle parallel mode;

Step 2 Clock configuration



- In parallel RGB mode, the displayed pixel clock (pixel_CLK) is required to be consistent with the DCLK, the pixel clk(pixel clk=Ht*Vt*frame rate) is decided by external LCD.
- When using phase adjustment function, the LCD_IO_POL_REG.DCLK_SEL (reg0x88) selects dclk0–2 of different phase, and LCD_IO_POL_REG.IO2_INV can achieve 180°phase delay.

Configure corresponding frequency by setting PLL_VIDEO0/1 register, and configure TCON LCD0 Clock register.

Configure internal frequency division of TCON_LCD. Based on clock source of TCON and DCLK clock ratio, configure LCD_DCLK_REG[LCD_DCLK_DIV]. If using phase adjustment function, LCD_DCLK_REG[LCD_DCLK_EN] needs be set, usually is 0xf. When the dclk1 and dclk2 in LCD_DCLK_REG[LCD_DCLK_EN] are used, the value of LCD_DCLK_REG[LCD_DCLK_DIV] needs no less than 6.

```
lcd_dev[sel]->lcd_dclk.dclk_en = en;
lcd_dev[sel]->lcd_dclk.dclk_div = div;
```

Step 3 Set sequence parameters

The sequence parameters include x,ht,hbp,hspw,y,vt,vbp,vspw, and correspond to LCD_BASE_REG from reg0x48 to reg 0x54. Note that hbp includes hspw, and vbp includes vspw. And LCD BASE2 REG.VT needs be set to the twice of the actual value.

```
lcd_dev[sel]->lcd_basic0.x = x-1;
lcd_dev[sel]->lcd_basic0.y = y-1;
lcd_dev[sel]->lcd_basic1.ht = ht-1;
lcd_dev[sel]->lcd_basic1.hbp = hbp-1;
lcd_dev[sel]->lcd_basic2.vt = vt*2;
lcd_dev[sel]->lcd_basic2.vbp = vbp-1;
lcd_dev[sel]->lcd_basic3.hspw = hspw-1;
lcd_dev[sel]->lcd_basic3.vspw = vspw-1;
```

Step 4 Open IO output



Set the corresponding data IO enable and control signal IO enable of LCD_IO_TRI_REG (reg0x8C) to 0 to start enable. Note that except the internal IO of TCQN_LCD, the external GPIO mapping needs to be set to LCD mode.

When some control signals require polarity reversal, it can realize by setting LCD IO POL REG.IO0~3 INV (reg0x88).

Step 5 Set and open interrupt function

The LCD_GINTO_REG (reg0x4) controls interrupt mode and flag, and the LCD_GINT1_REG (reg0x8) sets the interrupt line position of Line interrupt mode.

V interrupt:

```
lcd dev[sel]->lcd gint0.vb en = 1;
```

Line interrupt:

```
lcd_dev[sel]->lcd_gint1.lcd_line_int_num = line;
lcd_dev[sel]->lcd_gint0.line_ien = 1;
```

Step 6 Open module enable

```
Enable LCD_CTL_REG.LCD_EN (reg0x40) and LCD_GCTL_REG.LCD_EN (reg0x00).
lcd_dev[sel]->lcd_ctl.lcd_en = 1;
lcd_dev[sel]->lcd_gctl.lcd_en = 1;
```

(2) Serial RGB

The serial RGB mode is consistent with parallel RGB mode, the main difference is the definition of clock and the sequence of serial data. The difference is as follows.

Step 1 Select HV interface type

Set LCD_CTL_REG.LCD_IF (reg0x40) to 0 to select HV(Sync+DE) mode; set LCD_HV_IF_REG.HV_MODE (reg0x58) to select 8bit/3cycle RGB serial mode (RGB888), 8bit/4cycle Dummy RGB mode (DRGB) or 8bit/4cycle RGB Dummy mode (RGBD).

```
lcd_dev[sel]->lcd_ctl.lcd_if = HV(Sync+DE);
lcd_dev[sel]->lcd_ctl.src_sel = src; //src = DE/color/grayscale/...
lcd_dev[sel]->lcd_hv_ctl.hv_mode = Serial mode;
```

Step2 Step3: Set clock and sequence parameters

In serial RGB mode, DCLK is the transfer clock of each byte data. In the same resolution, pixel_clk of serial RGB is three times of its clock in parallel RGB, and ht,hbp,hspw own the same conversion

Car

MHCS



relation. When display is split into odd field and even field, LCD_BASE2_REG.VT needs not to be set to the twice of the actual value.

lcd dev[sel]->lcd basic2.vt = vt;


Set LCD_HV_IF_REG.RGB888_ODD_ORDER/LCD_HV_IF_REG.RGB888_ODD_EVEN to select RGB output sequence of the selected odd and even lines.

lcd_dev[lcd_sel]->lcd_hv_ctl.srgb_seq_even = seq_even;

lcd_dev[lcd_sel]->lcd_hv_ctl.srgb_seq_odd = seq_odd;

5.1.4.2 LVDS Mode Configuration Process

Figure 5-12 LVDS Mode Configuration Process



The LVDS interface configuration process is similar to the parallel mode of HV mode, and adds the digital/analog configuration of LVDS interface.

Step 1 Same as in step1 of parallel mode

Step 2 Clock configuration



In parallel mode, the displayed pixel clock (pixel_CLK) is required to be consistent with the DCLK, pixel_clk=Ht*Vt*frame rate.

- Configure LCD_DCLK_REG.LCD_DCLK_DIV (reg0x44) to 7 after DCLK is determined;
- Configure the PLL clock in CCU based on proportional relationship;
- Release the LVDS reset of TCON LCD BUS GATING RESET register;
- Other configurations remain unchanged.

lcd_dev[sel]->lcd_dclk.dclk_en = en;

lcd_dev[sel]->lcd_dclk.dclk_div = 7;



- Step 3 Same as in step3 of parallel mode
- Step 4 Same as in step4 of parallel mode

Step 5 LVDS digital logic configuration

Includes clock source select of module, LVDS link number, data mode and bit width configuration.

- Configure LCD_LVDS_IF_REG.LCD_LVDS_CLK_SEL (reg0x84) to set LCD CLK;
- Configure LCD_LVDS_IF_REG.LCD_LVDS_LINK to set the required LVDS port number;
- Configure LCD_LVDS_IF_REG.LCD_LVDS_MODE to set JEDIA and NS mode;
- Configure LCD_LVDS_IF_REG.LCD_LVDS_BITWIDTH to select 24-bit or 18-bit width;
- Lastly configure LCD_LVDS_IF_REG.LCD_LVDS_EN to start LVDS mode.

```
lcd_dev[sel]->lcd_lvds_ctl.lvds_link = link_num-1;
```

lcd_dev[sel]->lcd_lvds_ctl.lvds_mode = mode;

lcd_dev[sel]->lcd_lvds_ctl.lvds_bitwidth = bitwidth;

lcd_dev[sel]->lcd_lvds_ctl.lvds_clk_sel = clk_src;

lcd_dev[sel]->lcd_lvds_ctl.lvds_en = 1;

NOTE

If configuring the same source data output mode of dual link, except the reg0x84 register of TCON_LCDO needs be configured, the LCD_LVDS_IF_REG.LCD_LVDS_CLK_SEL, LCD_LVDS_IF_REG.LCD_LVDS_LINK, LCD_LVDS_IF_REG.LCD_LVDS_MODE, and LCD_LVDS_IF_REG.LCD_LVDS_BITWIDTH of the reg0x244 register need be configured.

Step 6 LVDS controller configuration



The TCON LCD0 PHY0 is controlled by COMBO_PHY_REG (reg0x1110, reg0x1114). The TCON LCD0 PHY1 is controlled by LCD_LVDS0_ANA_REG (reg0x220).

For PHY0:

Configure the reg_verf1p6 (differential mode voltage) in reg0x1114 to 4;



- Configure the reg_vref0p8 reg0x1114 (common mode voltage) in reg0x1114 to 3;
- Start en_cp, en_mipi, en_lvds, and en_comboldo in_reg0x1110, in turn.

The state of the s

For PHY1:

The LVDS analog configuration process is to start clock and data channel, and set the common mode and differential mode voltage, and start module power.

- Configure LVDS_HPREN_DRVC and LVDS_HPREN_DRV. When LVDS signal is 18-bit, LVDS_HPREN_DRV=0x7; when LVDS signal is 24-bit, LVDS_HPREN_DRV=0xF;
- Configure LVDSO_REG_C (differential mode voltage) to 4;
- Configure LVDSO_REG_V (common mode voltage) to 3;
- Lastly, start module voltage, and enable EN_LVDS and EN_24M.


NOTE

When the same source data output of dual link needs be configured, then the LVDS_DUAL_CHANNEL_SRC_SEL needs be configured to 1.

- Step 7 Same as in step5 of parallel mode
- Step 8 Same as in step6 of parallel mode



5.1.4.3 i8080 Mode Configuration Process



- **Step 1** Select i8080 interface type.
- **Step 2** The step is the same as HV mode, but pulse adjustment function is invalid.
- **Step 3** The step is the same as HV mode. When using TRI mode, it is best to configure LCD timing parameters in HV mode, or a handful of functions such as CMAP will not be able to apply.
- **Step 4** The step is the same as HV mode.
- **Step 5** Select type and operating mode of i8080, the operating mode includes TRI mode and AUTO mode, and the two operating modes are different.

------If For TRI mode------

- **Step 6** Open TRI FIFO switch, and TRI mode function.
- **Step 7** Set parameters of TRI mode, including block size, block space and block number.

NOTE

When output interface is parallel mode, then the setting value of block space parameter is not less than 20.

When output interface is 2 cycle serial mode, then the setting value of block space parameter is not less than 40.

When output interface is 3 cycle serial mode, then the setting value of block space parameter is not less than 60.

When output interface is 4 cycle serial mode, then the setting value of block space parameter is not less than 80.

MYCar

HCSI,

13



Set the tri interrupt or counter interrupt. When using the two integrupts, mainly in the interrupt Step 8 service function the tri start operation need be operated (the bit1 of LCD_CPU_IF_REG is set to"1"). If using TE trigger interrupt, you select the external input pin as a trigger signal, the 24-bit for offset 0x8C register is set to "1", to open up input of pad.

Step 9	Open	the tota	I switch	of in	terrupt	ζ.
--------	------	----------	----------	-------	---------	----

Step 10	Open the total	enable o	of interrupt.
---------	----------------	----------	---------------

Step 11	Operate "tri start"	operation	(the bit1	of LCD	CPU I	F REG i	is set to	"1")

If For Auto mode	
II FOI AULU IIIUUE	

Step 6	Set and open	V interrupt of	or Line i	interrupt, the	step is the	same as HV	mode

Step 7 Open module total ena	ble.
-------------------------------------	------

5.1.5 **Register List**

Module Name	Base Address
TCON_LCD0	0x05461000

Register Name	Offset	Description
LCD_GCTL_REG	0x0000	LCD Global Control Register
LCD_GINTO_REG	0x0004	LCD Global Interrupt Register0
LCD_GINT1_REG	0x0008	LCD Global Interrupt Register1
LCD_FRM_CTL_REG	0x0010	LCD FRM Control Register
LCD_FRM_SEED_REG	0x0014+N*0x04	LCD FRM Seed Register (N=0,1,2,3,4,5)
LCD_FRM_TAB_REG	0x002C+N*0x04	LCD FRM Table Register (N=0,1,2,3)
LCD_3D_FIFO_REG	0x003C	LCD 3D FIFO Register
LCD_CTL_REG	0x0040	LCD Control Register
LCD_DCLK_REG	0x0044	LCD Data Clock Register
LCD_BASICO_REG	0x0048	LCD Basic Timing Register0
LCD_BASIC1_REG	0x004C	LCD Basic Timing Register1
LCD_BASIC2_REG	0x0050	LCD Basic Timing Register2
LCD_BASIC3_REG	0x0054	LCD Basic Timing Register3
LCD_HV_IF_REG	0x0058	LCD HV Panel Interface Register
LCD_CPU_IF_REG	0x0060	LCD CPU Panel Interface Register
LCD_CPU_WR_REG	0x0064	LCD CPU Panel Write Data Register





Register Name	Offset	Description
LCD_CPU_RDO_REG	0x0068	LCD CPU Panel Read Data Register0
LCD_CPU_RD1_REG	0x006C ,/r/	LCD CPU Panel Read Data Register1
LCD_LVDS_IF_REG	0x0084	LCD LVDS Configure Register
LCD_IO_POL_REG	0x0088	LCD IO Polarity Register
LCD_IO_TRI_REG	0x008C	LCD IO Control Register
LCD_DEBUG_REG	0x00FC	LCD Debug Register
LCD_CEU_CTL_REG	0x0100	LCD CEU Control Register
LCD_CEU_COEF_MUL_REG	0x0110+N*0x04	LCD CEU Coefficient Register0 (N=0-10)
LCD_CEU_COEF_ADD_REG	0x011C+N*0x10	LCD CEU Coefficient Register1 (N=0,1,2)
LCD_CEU_COEF_RANG_REG	0x0140+N*0x04	LCD CEU Coefficient Register2 (N=0,1,2)
LCD_CPU_TRIO_REG	0x0160	LCD CPU Panel Trigger Register0
LCD_CPU_TRI1_REG	0x0164	LCD CPU Panel Trigger Register1
LCD_CPU_TRI2_REG	0x0168	LCD CPU Panel Trigger Register2
LCD_CPU_TRI3_REG	0x016C	LCD CPU Panel Trigger Register3
LCD_CPU_TRI4_REG	0x0170	LCD CPU Panel Trigger Register4
LCD_CPU_TRI5_REG	0x0174	LCD CPU Panel Trigger Register5
LCD_CMAP_CTL_REG	0x0180	LCD Color Map Control Register
LCD_CMAP_ODD0_REG	0x0190	LCD Color Map Odd Line Register0
LCD_CMAP_ODD1_REG	0x0194	LCD Color Map Odd Line Register1
LCD_CMAP_EVENO_REG	0x0198	LCD Color Map Even Line Register0
LCD_CMAP_EVEN1_REG	0x019C	LCD Color Map Even Line Register1
LCD_SAFE_PERIOD_REG	0x01F0	LCD Safe Period Register
LCD_LVDS0_ANA_REG	0x0220	LCD LVDS Analog Register 0
LCD_LVDS1_ANA_REG	0x0224	LCD LVDS Analog Register 1
LCD_SYNC_CTL_REG	0x0230	LCD Sync Control Register
LCD_SYNC_POS_REG	0x0234	LCD Sync Position Register
LCD_SLAVE_STOP_POS_REG	0x0238	LCD Slave Stop Position Register
LCD_LVDS1_IF_REG	0x0244	LCD LVDS1 IF Register
LCD_GAMMA_TABLE_REG	0x0400-0x07FF	LCD Gamma Table Register

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



5.1.6 Register Description

5.1.6.1 0x0000 LCD Global Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: LCD_GCTL_REG
Bit	Read/Write	Default/Hex	Description
31 R/W			LCD_EN
	D /\A/	0x0	When it is disabled, the module will be reset to idle state.
	UXU	0: Disable	
			1: Enable
			LCD_GAMMA_EN
30 R/W	D /\A/	0,0	Enable the Gamma correction function.
	0x0	0: Disable	
			1: Enable
29:0	1 death	Kan ye	

5.1.6.2 0x0004 LCD Global Interrupt Register0 (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: LCD_GINTO_REG
Bit	Read/Write	Default/Hex	Description
			LCD_VB_INT_EN
31	R/W	0x0	Enable the Vb interrupt
31	N/ VV	UXU	0: Disable
			1: Enable
30	1	/	/
			LCD_LINE_INT_EN
29	R/W	0x0	Enable the line interrupt
1 × 3	LYW I	Will DXO	0: Disable will will will will
			1: Enable
28	/	/	/
			LCD_TRI_FINISH_INT_EN
27	R/W	0x0	Enable the trigger finish interrupt
27	IV VV		0: Disable
			1: Enable
			LCD_TRI_COUNTER_INT_EN
26 R/W	0x0	Enable the trigger counter interrupt	
20	20 11,700	UXU	0: Disable
		1: Enable	
25:16	/	/	/



Offset: 0x0004			Register Name: LCD_GINTO_REG
Bit	Read/Write	Default/Hex	Description
W. J.	in the	eg mg	LCD_VB_NT_FLAG MY MY MY
15	R/W0C	0x0	Asserted during vertical no-display period every frame
			Write 0 to clear it.
14	/	/	1
			LCD_LINE_INT_FLAG
13	R/W0C	0x0	Trigger when SYO match the current LCD scan line
			Write 0 to clear it.
12	/	/	1
			LCD_TRI_FINISH_INT_FLAG
11	R/W0C	0x0	Trigger when cpu trigger mode finished
			Write 0 to clear it.
			LCD_TRI_COUNTER_INT_FLAG
10	R/W0C	0x0	Trigger when tri counter reaches this value
20	The	OK.	Write 0 to clear it.
ANY T	nicy si	No My	LCD_TRECONDERFLOW_FLAG IN
9	R/W0C	0x0	Only used in dsi video mode, tri when sync by dsi but not finish
			Write 0 to clear it.
8:3	/	/	1
			FSYNC_INT_INV
2	R/W0C	0x0	Enable the fsync interrupt to set signal inverse polarity.
	R/ WUC	UXU	When FSYNC is positive, this bit must be 1.
			And vice versa.
			DE_INT_FLAG
1	R/W0C	0x0	Asserted at the first valid line in every frame
			Write 0 to clear it.
			FSYNC_INT_FLAG
0	R/W0C	0x0	Asserted at the fsync signal in every frame
20			Write 0 to clear it.

5.1.6.3 0x0008 LCD Global Interrupt Register1 (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: LCD_GINT1_REG
Bit Read/Write Default/Hex		Default/Hex	Description
31:28	/	/	/
27.46		LCD_LINE_INT_NUM	
	0x0	Scan line for LCD line trigger (including inactive lines).	
27:16	27:16 R/W	UXU	Setting it for the specified line for trigger0.
		Note: SY0 is writable only when LINE_TRG0 is disabled.	
15:0	/	/	/



5.1.6.4 0x0010 LCD FRM Control Register (Default Value: 0x0000_0000)

ACSIL.	MYCSI	WHICSE
3	Mills	in

Offset: 0x0010			Register Name: LCD_FRM_CTL_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	LCD_FRM_EN Enable the dither function 0: Disable 1: Enable
30:7	/	/	
6	R/W	0x0	LCD_FRM_MODE_R The R component output bits in dither function 0: 6-bit frm output 1: 5-bit frm output
5	R/W	Ox0 wild	LCD_FRM_MODE_G The G component output bits in dither function 0: 6-bit frm output 1: 5-bit frm output
4	R/W	0x0	LCD_Frm_MODE_B The B component output bits in dither function 0: 6-bit frm output 1: 5-bit frm output
3:2	/	1	1
1:0	R/W	0x0	LCD_FRM_TEST Set the test mode of dither function 00: FRM 01: Half 5-/6-bit, half FRM 10: Half 8-bit, half FRM 11: Half 8-bit, half 5-/6-bit
Car	Car	ay Car	

5.1.6.5 0x0014+ N*0x04 (N=0-5) LCD FRM Seed Register (Default Value: 0x0000_0000)

Offset: 0x0014+N*0x04 (N=0-5)			Register Name:
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/

1CSI

Mi

10

<u>....</u> 81



Offset: 0x0014+N*0x04 (N=0-5)			Register Name:				
Bit	Read/Write	Default/Hex	Description	Tes.	783.	183.	Jes
and a	in the	the this	SEED_VALUE	ins	in	MA	MA
			Set the seed use	d in dither fu	ınction		
			N=0: Pixel_Seed	_R			
			N=1: Pixel_Seed	_G			
24:0	R/W	0x0	N=2: Pixel_Seed	_B			
			N=3: Line_Seed_	R			
			N=4: Line_Seed_	G			
			N=5: Line_Seed_	В			
			Note: Avoid sett	ting it to 0.			

5.1.6.6 0x002C+ N*0x04 (N=0-3) LCD FRM Table Register (Default Value: 0x0000_0000)

Offset: 0x002C+N*0x04 (N=0-3)			Register Name: LCD_FRM_TAB_REG
Bit Read/Write Default/Hex			Description
			FRM_TABLE_VALUE
31:0	R/W	0x0	Set the data used in dither function
			Usually set as follows:
			Table0 = 0x01010000
			Table1 = 0x15151111
			Table2 = 0x57575555
			Table3 = 0x7f7f7777

5.1.6.7 0x003C LCD 3D FIFO Register (Default Value: 0x0000_0000)

Offset: 0x003C			Register Name: LCD_3D_FIFO_REG		
Bit	Read/Write	Default/Hex	Description		
31	R/W	0x0	3D_FIFO_BIST_EN		
			Enable the 3D fifo bist test function		
			0: Disable		
			1: Enable		
30:14	/	/	1		
13:4	R/W	0x0	3D_FIFO_HALF_LINE_SIZE		
			The number of data in half line=3D_FIFO_HALF_LINE_SIZE+1,		
			only valid when 3D_FIFO_SETTING is set as 2.		
3:2	/	/	1		



Offset: 0x003C			Register Name: LCD_3D_FIFO_REG
Bit	Read/Write	Default/Hex	Description
My.	in the	My May	3D_FIFO_SETTING AND
		0x0	Set the work mode of 3D FIFO
1:0	R/W		00: Bypass
1.0	N/VV		01: Used as normal FIFO
			10: Used as 3D interlace FIFO
			11: Reserved

5.1.6.8 0x0040 LCD Control Register (Default Value: 0x0000_0000)

Offset: 0	x0040	7	Register Name: LCD_CTL_REG
Bit	Read/Write	Default/Hex	Description
*31	R/W	0x0	It executes at the beginning of the first blank line of LCD timing. 0: Disable 1: Enable
30:26	/	1	/
25:24	R/W	0x0	LCD_IF Set the interface type of LCD controller. 00: HV(Sync+DE) 01: 8080 I/F 1x: Reserved
23	R/W	0x0	LCD_RB_SWAP Enable the function to swap red data and blue data in fifo1. 0: Default 1: Swap RED and BLUE data at FIFO1
22	/ R/W	0x0	LCD_FIFO1_RST Writing 1 and then 0 to this bit will reset FIFO 1 Note: 1 holding time must more than 1 DCLK
20	R/W	0x0	LCD_INTERLACE_EN This flag is valid only when LCD_EN == 1 0: Disable 1: Enable
19:9	/	/	/
8:4	R/W	0x0	LCD_START_DLY The unit of delay is T _{line} . Note: Valid only when LCD_EN == 1
3	/	/	/

,car

<u>420</u>



Offset: 0x0040			Register Name: LCD_CTL_REG
Bit	Read/Write	Default/Hex	Description
My Market	is the	Killy Mrs	LCD_SRE_SEL MY MY MY
			LCD Source Select
			000: DE
		0x0	001: Color Check
2:0	R/W		010: Grayscale Check
2.0	K/ VV		011: Black by White Check
			100: Test Data all 0
			101: Test Data all 1
			110: Reversed
			111: Gridding Check

5.1.6.9 0x0044 LCD Data Clock Register (Default Value: 0x0000_0000)

Offset: 0	x0044	les mes	Register Name: LCD_DCLK_REG
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	LCD_DCLK_EN LCD clock enable 0000: dclk_en = 0; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0; 0001: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 0; 0010: dclk_en = 1; dclk1_en = 0; dclk2_en = 0; dclkm2_en = 1; 0011: dclk_en = 1; dclk1_en = 1; dclk2_en = 0; dclkm2_en = 0; 0101: dclk_en = 1; dclk1_en = 0; dclk2_en = 1; dclkm2_en = 0; 1111: dclk_en = 1; dclk1_en = 1; dclk2_en = 1; dclkm2_en = 1; Others:Reversed
27:7	/	1	/
6:0	R/W	0x0	Tdclk = Tsclk/DCLKDIV Note: 1.If dclk1&dclk2 are used, DCLKDIV >=6
			2.If only dclk is used, DCLKDIV >=1

5.1.6.10 0x0048 LCD Basic Timing Register0 (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: LCD_BASICO_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
27:16 R/W	0.40	WIDTH_X	
	I IN/ VV	0x0	Panel width is X+1



	-01
	100
NO.	7.7

Offset: 0x0048			Register Name: LO	CD_BASICO	_REG		
Bit	Read/Write	Default/Hex	Description	real leave	ral la	rs.	Jes.
15:12	in him	ich men	1 1/1/2	MA	MA	My	My
11:0	R/W	0x0	HEIGHT_Y Panel height is Y+:	1			

5.1.6.11 0x004C LCD Basic Timing Register1 (Default Value: 0x0000_0000)

Offset: 0	x004C		Register Name: LCD_BASIC1_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
			нт
			Thcycle = (HT+1) * Tdclk
wcan.	18.	Con Co	Computation:
28:16	D/A/	0x0	1) parallel: HT = X + BLANK
20.10	R/W	UXU	Limitation:
			1) parallel: HT >= (HBP +1) + (X+1) +2
			2) serial 1: HT >= (HBP +1) + (X+1) *3+2
			3) serial 2: HT >= (HBP +1) + (X+1) *3/2+2
15:12	1	/	
			НВР
11:0	R/W	0x0	Horizontal back porch (in dclk)
			Thbp = (HBP +1) * Tdclk

5.1.6.12 0x0050 LCD Basic Timing Register2 (Default Value: 0x0000_0000)

Offset: (0x0050	wear we	Register Name: LCD_BASIC2_REG	Mean	Mest
Bit	Read/Write	Default/Hex	Description	71,	11
31:29	/	/	/		
			VT		
28:16	R/W	0x0	TVT = (VT)/2 * Thsync		
			VT/2 >= (VBP+1) + (Y+1) +2		
15:12	/	/	/		
44.0	D /\A/	00	VBP		
11:0	R/W	0x0	Tvbp = (VBP +1) * Thsync		





5.1.6.13 0x0054 LCD Basic Timing Register3 (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: LCD_BASIC3_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	1
			HSPW
25:16	R/W	0x0	Thspw = (HSPW+1) * Tdclk
			HT > (HSPW+1)
15:10	/	/	1
			VSPW
9:0	R/W	0x0	Tvspw = (VSPW+1) * Thsync
			VT/2 > (VSPW+1)

5.1.6.14 0x0058 LCD HV Panel Interface Register (Default Value: 0x0000_0000)

0x0058 LC	D HV Panel Inte	erface Register (Default Value: 0x0000_0000)
Offset: 0	0x0058	ile, ile,	Register Name: LCD_HV_IF_REG
Bit	Read/Write	Default/Hex	Description
			HV_MODE
			Set the HV mode of LCD controller
			0000: 24-bit/1-cycle parallel mode
31:28	R/W	0x0	1000: 8-bit/3-cycle RGB serial mode (RGB888)
			1010: 8-bit/4-cycle Dummy RGB (DRGB)
			1011: 8-bit/4-cycle RGB Dummy (RGBD)
			1100: 8-bit/2-cycle YUV serial mode (CCIR656)
			RGB888_ODD_ORDER
		/	Serial RGB888 mode Output sequence at odd lines of the panel
W			(line 1, 3, 5, 7).
27:26	R/W	0x0	00: R→G→B
WACSI	ih/cai	West, "Who	01: B→R→G Maria Maria Maria
	10		10: G→B→R
			11: R→G→B
			RGB888_EVEN_ORDER
			Serial RGB888 mode Output sequence at even lines of the panel
			(line 2, 4, 6, 8).
25:24	R/W	0x0	00: R→G→B
			01: B→R→G
			10: G→B→R
			11: R→G→B



Offset: 0	0x0058		Register Name: LCD_HV_IF_REG
Bit	Read/Write	Default/Hex	Description
N. J.	in Sin	in the	YUV_SMICT WITH WITH WITH
			Serial YUV mode Output sequence 2-pixel-pair of every scan
			line.
23:22	R/W	0x0	00: YUYV
			01: YVYU
			10: UYVY
			11: VYUY
			YUV_EAV_SAV_F_LINE_DLY
			Set the delay line mode.
21:20	R/W	0x0	00: F toggle right after active video line
21.20	N/ VV	UXU	01: delay 2 line (CCIR PAL)
		4	10: delay 3 line (CCIR NTSC)
			11: reserved
200	100		CCIR_CSC_DIS
Mycan	"HACO	nyco uniyo	LCD convert source from RGB to YUV.
19	R/W	0x0	0: Enable
			1: Disable
			Only valid when HV mode is "1100".
18:0	1	/	

5.1.6.15 0x0060 LCD CPU Panel Interface Register (Default Value: 0x0000_0000)

Offset: 0x0060			Register Name: LCD_CPU_IF_REG		
Bit	Read/Write	Default/Hex	Description		
			CPU_MODE		
	^	0	Set the cpu interface work mode		
Mean	West,	Megil Meg	0000: 18-bit/256K mode		
b.	4.	'W'	0010: 16-bit mode0		
			0100: 16-bit mode1		
31:28	R/W	0x0	0110: 16-bit mode2		
			1000: 16-bit mode3		
			1010: 9-bit mode		
			1100: 8-bit 256K mode		
			1110: 8-bit 65K mode		
			xxx1: 24-bit for DSI		
27	/	/	/		
26	R/W	0x0	DA		
26	r/ vv	UXU	Pin A1 value in 8080 mode auto/flash states		
25	D /\A/	0.0	CA		
25	R/W	0x0	Pin A1 value in 8080 mode WR/RD execute		



Offset: 0	0x0060		Register Name: LCD_CPU_IF_REG				
Bit	Read/Write	Default/Hex	Description & &				
24	Myla i	rife why	1 white the thin I will I				
23	R	0x0	WR_FLAG The status of write operation. 0: Write operation is finishing 1: Write operation is pending				
22	R	0x0	RD_FLAG The status of read operation. 0: Read operation is finishing 1: Read operation is pending				
21:18	/	1					
17	R/W	0x0	AUTO Auto transfer mode If it is 1, all the valid data during this frame are written to panel. Note: This bit is sampled by Vsync.				
16	R/W	0x0	FLUSH with Direct transfer mode If it is enabled, FIFO1 is regardless of the HV timing, the pixels data keep being transferred unless the input FIFO was empty. Data output rate is controlled by DCLK.				
15:4	1	1					
3	R/W	0x0	TRI_FIFO_BIST_EN Entry address is 0xFF8 0: Disable 1: Enable				
2	R/W	0x0	TRI_FIFO_EN Enable the trigger FIFO 0: Disable 1: Enable				
1	R/W1S	0x0	TRI_START Software must make sure that write '1' only when this flag is '0'. Writing '1' starts a frame flush and writing '0' has no effect. This flag indicates the frame flush is running.				
0	R/W	0x0	TRI_EN Enable trigger mode 0: Trigger mode disable 1: Trigger mode enable				

My Acgi.

:458L



5.1.6.16 0x0064 LCD CPU Panel Write Data Register (Default Value: 0x0000_0000)

Offset: 0	x0064	Mycall whyc	Register Name: LCD_CPU_WR_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	1
23:0 W	0x0	DATA_WR	
23.0	VV	UXU	Data write on 8080 bus, launch a write operation on 8080 bus.

5.1.6.17 0x0068 LCD CPU Panel Read Data Register0 (Default Value: 0x0000_0000)

Offset: 0x0068		CX	Register Name: LCD_CPU_RD0_REG
Bit	Read/Write	Default/Hex	Description
31:24	1	1	1
ıcan	carl	can.	CDATA_RDO
23:0	Rick	0x0	Data read on 8080 bus, launch a new read operation on 8080
			bus.

5.1.6.18 0x006C LCD CPU Panel Read Data Register1 (Default Value: 0x0000_0000)

Offset: 0x006C			Register Name: LCD_CPU_RD1_REG
Bit Read/Write Default/Hex		Default/Hex	Description
31:24	1	1	1
			DATA_RD1
23:0	R	0x0	Data read on 8080 bus, without a new read operation on 8080
			bus.

5.1.6.19 0x0084 LCD LVDS Interface Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: LCD_LVDS_IF_REG
Bit	Bit Read/Write Default/Hex		Description
		0	LCD_LVDS_EN
21	R/W		Enable LVDS interface
31			0: Disable
			1: Enable



Offset: 0	Offset: 0x0084		Register Name: LCD_LVDS_IF_REG
Bit	Read/Write	Default/Hex	Description & & &
My Co	My "	yyes my	LCD_LVDS_LINK NAME NAME NAME NAME
			Select work in single link mode or dual link mode
30	R/W	0	0: Single link
			1: Dual link
			LCD_LVDS_EVEN_ODD_DIR
20	D //A/		Set the order of even field and odd field
29	R/W	0	0: normal
			1: reverse
			LCD_LVDS_DIR
28	R/W	0	Set the LVDS direction
20	IN VV		0: Normal
			1: Reverse
			LCD_LVDS_MODE
27	R/W	OF	Set the LVDS data mode
MAN	ulde a	New May	0: NS mode who who who
			1: JEIDA mode
			LCD_LVDS_BITWIDTH
26	R/W	0	Set the bit width of data
	14, 44		0: 24-bit
			1: 18-bit
		0	LCD_LVDS_DEBUG_EN
25	R/W		Enable LVDS debug function
	, i		0: Disable
	_		1: Enable
			LCD_LVDS_DEBUG_MODE
24	R/W	0	Set the output signal in debug mode
			0: Mode0—Random data
200	AC.	-M	1: Mode1—Output CLK period=7/2 LVDS CLK period
My Coli	My 1	nycan whyc	LCD_LVDS_CORRECT_MODE
23	R/W	0	Set the LVDS correct mode
			0: Mode0
22.24	,	,	1: Mode1
22:21	/	/	/
			LCD_LVDS_CLK_SEL
20	R/W	0	Select the clock source of LVDS 0: Reserved
			1: LCD CLK
19:5	/	/	/ /
19.5	1	/	LCD_LVDS_CLK_POL
			Set the clock polarity of LVDS
4	R/W	0	0: Reverse
			1: Normal

Mycsi.

NCSI.



Offset	: 0x0084		Register Name: LCD_LVDS_IF_	REG		
Bit	Read/Write	Default/Hex	Description	.cas	- Cal	(SE)
M. J.	My 1	My My	LCD_LVDS_DATA_POL	White	MA	My
2.0	D /\A/	0	Set the data polarity of LVDS			
3:0 R/W	R/W		0: Reverse			
			1: Normal			

5.1.6.20 0x0088 LCD IO Polarity Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0088		Register Name: LCD_IO_POL_REG		
Bit	Read/Write	Default/Hex	Description		
31	R/W	OxO	IO_OUTPUT_SEL When it is set as '1', the d[23:0], io0, io1, io3 are sync to dclk. O: Normal output 1: Register output		
30:28	R/W	0x0	DCLK_SEL Set the phase offset of clock and data in hv mode. 000: Used DCLK0 (normal phase offset) 001: Used DCLK1 (1/3 phase offset) 010: Used DCLK2 (2/3 phase offset) 100: DCLK0/2 phase 0 101: DCLK0/2 phase 90 Others: Reserved		
27	R/W	0x0	IO3_INV Enable invert function of IO3 0: Not invert 1: Invert		
¥26	R/W	0x0 4H	IO2_INV Enable invert function of IO2 0: Not invert 1: Invert		
25	R/W	0x0	IO1_INV Enable invert function of IO1 0: Not invert 1: Invert		
24	R/W	0x0	IO0_INV Enable invert function of IO0 0: Not invert 1: Invert		

whycsr

MACSI

428



Offset:	0x0088	Register Name:	LCD_IO_POL	_REG			
Bit	Read/Write	Default/Hex	Description	.car	الهي	cal.	183
M. S.	My 1	Killy Willy	Data_INV	Media	MA	MA	MA
			LCD output por	t D[23:0] pola	rity control,	with indeper	ndent bit
23:0	R/W	0x0	control.				
			0: Normal polar	ity			
			1: Invert the spe	ecify output			

5.1.6.21 0x008C LCD IO Control Register (Default Value: 0x0FFF_FFFF)

Offset: 0	Offset: 0x008C		Register Name: LCD_IO_TRI_REG
Bit	Read/Write	Default/Hex	Description
31:29	1	1	/
28	R/W	0x0 WYE	RGB_ENDIAN Set the endian of data bits 0: Normal 1: Bits_invert
27	R/W	0x1	IO3_OUTPUT_TRI_EN Enable the output of IO3 1: Disable 0: Enable
26	R/W	0x1	IO2_OUTPUT_TRI_EN Enable the output of IO2 1: Disable 0: Enable
25	R/W	0x1	IO1_OUTPUR_TRI_EN Enable the output of IO1 1: Disable O: Enable
24	R/W	0x1	IOO_OUTPUT_TRI_EN Enable the output of IOO 1: Disable 0: Enable
23:0	R/W	OxFFFFF	DATA_OUTPUT_TRI_EN LCD output port D[23:0] output enable, with independent bit control. 1: Disable 0: Enable

Mycal

429



5.1.6.22 0x00FC LCD Debug Register (Default Value: 0x0000_0000)

Offset: 0x00FC		Mycan whyc	Register Name: LCD_DEBUG_REG
Bit	Read/Write	Default/Hex	Description
			LCD_FIFO_UNDERFLOW
31	R	0.0	The flag shows whether the fifos in underflow status
31	, K	0x0	0: Not underflow
			1: Underflow
30	/	/	
		0x0	LCD_FIELD_POL
20	D		The flag indicates the current field polarity
29	R		0: Second field
			1: First field
28	/	1	/
27:16 R	D	0x0	LCD_CURRENT_LINE
	K		The current scan line
35.0	1.36	The Man	1 240 240 240 240

5.1.6.23 0x0100 LCD CEU Control Register (Default Value: 0x0000_0000)

Offset: 0x0100			Register Name: LCD_CEU_CTL_REG				
Bit	Read/Write	Default/Hex	Description				
			CEU_EN				
31	D /\A/	0x0	Enable CEU function				
31	R/W	OXO	0: Bypass				
			1: Enable				
			BT656_F_MASK				
20	R/WS	0×0 "HAC	BT656 F Mask				
30			0: Disable Con The The The The Con The				
			1: Enable				
29	9 R/W 0x0		BT656_F_MASK_VALUE				
23	R/W	UXU	BT656 F Mask Value				
28:0	1	1	/				

5.1.6.24 0x0110+N*0x04 (N=0-10) LCD CEU Coefficient Register0 (Default Value: 0x0000_0000)

Offset: 0x0110+N*0x04 (N=0-10)		(N=0-10)	Register Name: LCD_CEU_COEF_MUL_REG		
Bit Read/Write Default/Hex		Default/Hex	Description		
31:13	/	/	/		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0110+N*0x04	(N=0-10)	Register Name: LCD_CEU_COEF_MUL_REG
Bit	Read/Write	Default/Hex	Description
My.	in The	ey mey	CEU_COEF_MUL_VALUE
			Signed 13-bit value, range of (-16,16).
			N=0: Rr
			N=1: Rg
			N=2: Rb
12:0	R/W	0x0	N=4: Gr
			N=5: Gg
			N=6: Gb
			N=8: Br
			N=9: Bg
			N=10: Bb

5.1.6.25 0x011C+N*0x10 (N=0-2) LCD CEU Coefficient Register1 (Default Value: 0x0000_0000)

Offset: 0x011C+N*0x10 (N=0-2)			Register Name: LCD_CEU_COEF_ADD_REG
Bit	Read/Write	Default/Hex	Description
31:19	1	/	/
			CEU_COEF_ADD_VALUE
		. 1	Signed 19-bit value, range of (-16384, 16384).
18:0	R/W	0x0	N=0: Rc
			N=1: Gc
			N=2: Bc

5.1.6.26 0x0140+N*0x04 (N=0-2) LCD CEU Coefficient Register2 (Default Value: 0x0000_0000)

Offset: 0x0140+N*0x04 (N=0-2)		(N=0-2)	Register Name: LCD_CEU_COEF_RANG_REG		
Bit	Read/Write	Default/Hex	Description		
31:24	/	/	/		
23:16	R/W	0x0	CEU_COEF_RANGE_MIN		
23.10			Unsigned 8-bit value, range of [0, 255].		
15:8	/	/	1		
7.0	D //A/	0x0	CEU_COEF_RANGE_MAX		
7:0	R/W		Unsigned 8-bit value, range of [0, 255].		



5.1.6.27 0x0160 LCD CPU Panel Trigger Register0 (Default Value: 0x0000_0000)

Offset: 0x0160			Register Name: LCD_CPU_TRIO_REG			
Bit	Read/Write	Default/Hex	Description			
31:28	/	/	/			
			BLOCK_SPACE			
27:16	R/W	0x0	The spaces between data blocks.			
			It should be set >20*pixel.			
15:12	/	/	1			
11.0	D //A/	0x0	BLOCK_SIZE			
11:0	R/W		The size of data block. It is usually set as X.			

5.1.6.28 0x0164 LCD CPU Panel Trigger Register1 (Default Value: 0x0000_0000)

Offset: 0x0164		Mycar altyc	Register Name: LCD_CPU_TRI1_REG
Bit	Read/Write	Default/Hex	Description
31:16	R	0x0	BLOCK_CURRENT_NUM
31.10			Shows the current data block transmitting to panel.
15.0	R/W	0x0	BLOCK_NUM
15:0			The number of data blocks. It is usually set as Y.

5.1.6.29 0x0168 LCD CPU Panel Trigger Register2 (Default Value: 0x0020_0000)

Offset: 0x0168			Register Name: LCD_CPU_TRI2_REG					
Bit	Read/Write	Default/Hex	Description					
31:16	R/W	0x20	START_DLY T _{dly} = (Start_Delay +1) * be_clk*8.					
			TRANS_START_MODE					
15	R/W	0x0	Select the FIFOs used in CPU mode.					
15	K/ VV		0: ECC_FIFO+TRI_FIFO					
			1: TRI_FIFO					
			SYNC_MODE					
	R/W	0x0	Set the sync mode in CPU interface.					
14:13			0x: Auto					
			10: 0					
			11: 1					
12:0	D /\A/	0x0	TRANS_START_SET					
12:0	R/W		Usual set as the length of a line.					



5.1.6.30 0x016C LCD CPU Panel Trigger Register3 (Default Value: 0x0000_0000)

Offset: 0x016C		Wheele While	Register Name: LCD_CPU_TRI3_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	1
29:28	R/W	0x0	TRI_INT_MODE When set as 01, the Tri_Counter_Int occurs in cycle of (Count_N+1)×(Count_M+1)×4 dclk. When set as 10 or 11, the io0 is map as TE input. 00: Disable 01: Counter mode 10: Te rising mode 11: Te falling mode
27:24	/	1	/
23:8	R/W	0x0	COUNTER_N The value of counter factor
7:0	R/W	0x0 why	COUNTER_M MAN MAN MAN MAN MAN MAN MAN MAN MAN MA

5.1.6.31 0x0170 LCD CPU Panel Trigger Register4 (Default Value: 0x0000_0000)

Offset: 0x0170			Register Name: LCD_CPU_TRI4_REG				
Bit	Read/Write	Default/Hex	Description				
31:29	/	1	/				
			PLUG_MODE_EN				
20	D /\A/	0x0	Enable the plug mode used in dsi command mode.				
28	R/W		0: Disable				
	~		1: Enable				
27:25	1/14/Car	A MAC	I "Hilly "Hilly "Hilly				
24	R/W	0x0	A1_First_Valid				
24			Valid in first Block.				
22.0	R/W	0x0	D23_TO_D0_First_Valid				
23:0			Valid in first Block.				

5.1.6.32 0x0174 LCD CPU Panel Trigger Register5 (Default Value: 0x0000_0000)

Offset: 0x0174			Register Name: LCD_CPU_TRI5_REG	
Bit Read/Write Default/Hex		Default/Hex	Description	
31:25	1	/	/	



					S	`
		d	C,	ζ)-	
	å	Ч	√			
1.	Λ.	`	a			

Offset: 0x0174			Register Name: LCD_CPU_TRI5_REG				
Bit	Read/Write	Default/Hex	Description	183.	187	183	
24	R/W	0x0	A1_NON_First_Valid	MA	WAY	Med	
24	N/ VV	UXU	Valid in Block except first.				
23:0	R/W	0x0	D23_TO_D0_NON_First_Valid				
23.0	K/ VV		Valid in Block except first.				

5.1.6.33 0x0180 LCD Color Map Control Register (Default Value: 0x0000_0000)

Offset: 0x0180			Register Name: LCD_CMAP_CTL_REG
Bit	Read/Write	Default/Hex	Description
			COLOR_MAP_EN
			Enable the color map function.
31 R/W 0;		0x0	This module only works when X is divided by 4.
MUACO	in string	yes my	0: Bypaşs ³
			1: Enable
30:1	1	1	
			OUT_FORMAT
	R/W	0x0	Set the pixel output format in color map function.
0			0: 4 pixel output mode: Out0 -> Out1 -> Out2 -> Out3
			1: 2 pixel output mode: Out0 -> Out1

My YCO

20

altycan

Hear MHear

MYCar

Magi

WHYCAN

WHACSU

MUNGSC



5.1.6.34 0x0190 LCD Color Map Odd Line Register0 (Default Value: 0x0000_0000)

-0,	
10	
103	

Offset: 0x0190		lycar, which	Register Name: LCD_CMAP_ODD0_REG
Bit	Read/Write	Default/Hex	Description
11	14, 1	Default/Hex 0x0	Description OUT_ODD1 Indicates the output order of components. bit15-12: Reserved bit11-08: Out_Odd0[23:16] bit07-04: Out_Odd0[15:8] bit03-00: Out_Odd0[7:0] 0000: in_b0 0001: in_g0 0010: in_r0 0011: Reserved 0100: in_b1 0110: in_g1 0110: in_g1 0111:Reserved 1000: in_b2 1001: in_g2 1010: in_g2 1011: Reserved
			1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

(31)

Theet "Theet "Theet

MACAL

WHACSE

WHACSU

MACER

, ca.





Offset: 0x0190			Register Name: LCD_CMAP_ODD0_REG			
Bit	Read/Write	Default/Hex	Description			
UA	nk?	The Things	OUT_ODDO with with with			
			Indicates the output order of components.			
			bit15-12: Reserved			
			bit11-08: Out_Odd0[23:16]			
			bit07-04: Out_Odd0[15:8]			
			bit03-00: Out_Odd0[7:0]			
			0000: in_b0			
			0001: in_g0			
			0010: in_r0			
			0011: Reserved			
15:0	R/W	0x0	0100: in_b1			
	1,411		0101: in_g1			
			0110: in_r1			
ACSU.	-arr	Carr	0111:Reserved			
30	"ILA"	the thing	1000: in b2 , HC , HC , HC , HC			
			1001: in_g2			
			1010: in_r2			
			1011: Reserved			
			1100: in_b3 1101: in_g3			
	4		1101: in_g3 1110: in_r3			
		M 1	1110. III_15			

ander ander ander ander ander ander ander ander ander ander

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.

436



5.1.6.35 0x0194 LCD Color Map Odd Line Register1 (Default Value: 0x0000_0000)

			ŀ	C	\
		_	9	7	•
	١	V.	J`		
v	7	1			
11.	•				

Offset: 0x0194 m		Whitesty White	Register Name: LCD_CMAP_ODD1_REG			
Bit	Read/Write	Default/Hex	Description			
			OUT_ODD3			
			Indicates the output order of components.			
			bit15-12: Reserved			
			bit11-08: Out_Odd0[23:16]			
			bit07-04: Out_Odd0[15:8]			
			bit03-00: Out_Odd0[7:0]			
			0000: in_b0			
			0001: in_g0			
		CA	0010: in_r0			
		141	0011: Reserved			
31:16	R/W	0x0	0100: in_b1			
	The		0101: in_g1			
Mcau	nit year	in in	O110: in the mass of the state			
			0111:Reserved			
			1000: in_b2			
			1001: in_g2			
			1010: in_r2			
			1011: Reserved			
		1	1100: in_b3			
			1101: in_g3			
			1110: in_r3			
			1111: Reserved			

(31)

Mulcel Mulcel Mulcel

Heal M.

WHYCOL

MHYCAR

MHYCAR

ັ 4





Offset: 0x0194			Register Name: LCD_CMAP_ODD1_REG			
Bit	Read/Write	Default/Hex	Description			
N. A.	Media 1	Killy Kill	OUT_ODD2 M M M			
			Indicates the output order of components.			
Ì			bit15-12: Reserved			
			bit11-08: Out_Odd0[23:16]			
			bit07-04: Out_Odd0[15:8]			
			bit03-00: Out_Odd0[7:0]			
			0000: in_b0			
			0001: in_g0			
			0010: in_r0			
			0011: Reserved			
15:0	R/W	0x0	0100: in_b1			
		1	0101: in_g1			
			0110: in_r1			
Mesu	785	.car	0111:Reserved			
WAG	und land	in which	1000: in 62 Mac			
1			1001: in_g2			
			1010: in_r2			
			1011: Reserved			
			1100: in_b3 1101: in_g3			
			1101: in_g3 1110: in_r3			
			1110. III_I3 1111: Reserved			

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

[~] 438



5.1.6.36 0x0198 LCD Color Map Even Line Register0 (Default Value: 0x0000_0000)

-0,	
10	
103	

(31)

THEEL WHITEEL WHITEEL

lege "MAR

WHYCOL

MHYCAR

WHYCAL





	Offset: 0x0198			Register Name: LCD_CMAP_EVEN0_REG			
call.	Bit	Read/Write	Default/Hex	Description			
Mycan	My	in the	M's M's	OUT_EVENO WITH WITH AND THE			
				Indicates the output order of components.			
				bit15-12: Reserved			
				bit11-08: Out_Odd0[23:16]			
				bit07-04: Out_Odd0[15:8]			
				bit03-00: Out_Odd0[7:0]			
				0000: in_b0			
				0001: in_g0			
				0010: in_r0			
				0011: Reserved			
	45.0	200		0100: in_b1			
	15:0	R/W	0x0	0101: in_g1			
				0110: in_r1			
				0111:Reserved			
"WACSI"	Mycan	1136811	HON MAN	1000: in_b2			
2		1, 1	1/2	1001: in_g2			

1010: in_r2 1011: Reserved 1100: in_b3 1101: in_g3 1110: in_r3 1111: Reserved

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



5.1.6.37 0x019C LCD Color Map Even Line Register1 (Default Value: 0x0000_0000)

-0,	
10	
103	

Offset: 0	x019C	unyear unye	Register Name: LCD_CMAP_EVEN1_REG
Bit	Read/Write	Default/Hex	Description
			OUT_EVEN3
			Indicates the output order of components.
			bit15-12: Reserved
			bit11-08: Out_Odd0[23:16]
			bit07-04: Out_Odd0[15:8]
			bit03-00: Out_Odd0[7:0]
			0000: in_b0
			0001: in_g0
			0010: in_r0
			0011: Reserved
31:16	R/W	0x0	0100: in_b1
nycan	The		0101: in_g1
WACO	with Co.	No WHY	0110: in the market market and the market market and the market m
			0111:Reserved
			1000: in_b2
			1001: in_g2
			1010: in_r2
			1011: Reserved
			1100: in_b3
			1101: in_g3
			1110: in_r3
			1111: Reserved



Offset: 0)x019C		Register Name: LCD_CMAP_EVEN1_REG
Bit	Read/Write	Default/Hex	Description
all?	in the	is with	OUT_EVEN2 Me Me Me
			Indicates the output order of components.
			bit15-12: Reserved
			bit11-08: Out_Odd0[23:16]
			bit07-04: Out_Odd0[15:8]
			bit03-00: Out_Odd0[7:0]
			0000: in_b0
			0001: in_g0
			0010: in_r0
			0011: Reserved
15:0	R/W	0x0	0100: in_b1
15.0	10,00	OXO	0101: in_g1
			0110: in_r1
200	100		0111: Reserved
ahyean	in solving	No WHY	1000: in to 1000: in to 1000 in t
			1001: in_g2
			1010: in_r2
			1011: Reserved
			1100: in_b3
			1101: in_g3
			1110: in_r3
			1111: Reserved

5.1.6.38 0x01F0 LCD Safe Period Register (Default Value: 0x0000_0000)

Offset: 0x01F0			Register Name: LCD_SAFE_PERIOD_REG
Bit	Read/Write	Default/Hex	Description Wife Wife Wife
31:29	In 1	1	1 m m m m
28:16	R/W	0x0	SAFE_PERIOD_FIFO_NUM When the data length in line buffer is more than SAFE_PERIOD_FIFO_NUM, the LCD controller will allow dram controller to stop working to change frequency.
15:4	R/W	0x0	SAFE_PERIOD_LINE Set a fixed line and during the line time, the LCD controller allow dram controller to change frequency. The fixed line should be set in the blanking area.
3	/	/	/



Offset: 0x01F0			Register Name: LCD_SAFE_PERIOD_REG
Bit	Read/Write	Default/Hex	Description
All S	in the	Wy My	SAFE_PERIOD_MODE NO
			Select the save mode
			000: unsafe
2:0	R/W	0x0	001: safe
			010: safe at FIFO_CURR_NUM > SAFE_PERIOD_FIFO_NUM
			011: safe at 2 and safe at sync active
			100: safe at line

5.1.6.39 0x0220 LCD LVDS Analog Register0 (Default Value: 0x0000_0000)

Offset: 0	x0220	1/10	Register Name: LCD_LVDS_ANA0_REG
Bit	Read/Write	Default/Hex	Description
My Jos	in Stin	136° NINY	LVDS_ENCMB AND AND AND AND
31	R/W	0x0	Enable the bias circuit of the LVDS_Ana module.
31	N/ VV	OXO	0: Disable
			1: Enable
			LVDS_DUAL_CHANEL_SRC_SEL
			Dual channel LVDS data source select
30	R/W	0x0	0: LVDS0 outputs the even pixel point of TCON data source, and
30	K/VV	UXU	LVDS1 outputs the odd pixel point of TCON data source
			1: LVDSO and LVDS1 display the same data, and do not
			distinguish even and odd pixels
29	R/W	0x0	EN_LVDS
29	K/ VV		Enable LVDS
28	R/W	0x0	EN_24M
28	K/VV	0x0	Enable the 24M clock
27:25	1,14C21.		
1,	3	10	LVDS_HPREN_DRVC
24	R/W	00	Enable clock channel drive
24	N/ VV	0x0	0: Disable
			1: Enable
			LVDS_HPREN_DRV
23:20	R/W	0x0	Enable data channel[3:0] drive
23.20	n/ vv	UXU	0: Disable
			1: Enable

, vican

Mes

443



Offset: 0)x0220		Register Name: LCD_LVDS_ANA0_REG
Bit	Read/Write	Default/Hex	Description &
My.	in him	in the	LVDS_REG_C W W W
			Adjust current flowing through Rload of Rx to change the
			differential signals amplitude.
			000: 216 mV
			001: 252 mV
19:17	R/W	0x0	010: 276 mV
			011: 312 mV
			100: 336 mV
			101: 372 mV
			110: 395 mV
		CA	111: 432 mV
16	R/W	0x0	LVDS_REG_DENC
			Choose data output or PLL test clock output in LVDS_tx.
15:12	R/W	0x0	LVDS_REG_DEN
ALS,	in Phila	is with	Choose data output or PLL test clock output in LVDS_tx.
11	/	/	
			LVDS_REG_R
			Adjust current flowing through R _{load} of R _x to change the
			common signals amplitude.
			000: 0.925 V
			001: 0.950 V
10:8	R/W	0x0	010: 0.975 V
			011: 1.000 V
			100: 1.025 V
			101: 1.050 V
			110: 1.075 V
			111: 1.100 V
7:5	/	/	
"Whose	My Co.	cycall which	LVDS_REG_PLRC
4	R/W	0x0	LVDS clock channel direction.
			0: Normal
			1: Reverse
			LVDS_REG_PLR
3:0	R/W	0x0	LVDS data channel [3:0] direction.
			0: Normal
			1: Reverse

MyCall

Mesi

111



5.1.6.40 0x0228 LCD FSYNC Generate Control Register (Default Value: 0x0000_0000)

Offset: (0x0228	mycan myc	Register Name: FSYNC_GEN_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:19	/	/	1
18:8	R/W	0x0	SENSOR_DIS_TIME Delay 0–2047 Hsync Period When hsync_pol_sel is 0, the actual delay is sensor_dis_time-1. When hsync_pol_sel is 1, the actual delay is sensor_dis_time.
7	/	/	/
6	R/W	0x0	SENSOR_ACT1_VALUE Sensor Active1 Value 0: Fsync active_1 period output 0 1: Fsync active_1 period output 1
rit ^{car}	R/W	0x0 1111	SENSOR_ACTO_VALUE Sensor Active 0 Value 0: Fsync active 0 period output 0 1: Fsync active 0 period output 1
4	R/W	0x0	SENSOR_DIS_VALUE Sensor Disable Value 0: Fsync disable period output 0 1: Fsync disable period output 1
3	1	/	/
2	R/W	0x0	HSYNC_POL_SEL Hsync Polarity Select 0: Normal 1: Opposite hsync to hysnc counter
1	R/W	0×0	SEL_VSYNC_EN Select Vsync Enable 0: Select vsync falling edge to start state machine 1: Select vsync rising edge to start state machine
0	R/W	0x0	FSYNC_GEN_EN Fsync Generate Enable 0: Disable 1: Enable

5.1.6.41 0x022C LCD FSYNC Generate Delay Register (Default Value: 0x0000_0000)

Offset: 0x022C			Register Name: FSYNC_GEN_DLY_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/



Offset: 0x022C			Register Name: FSYNC_GEN_DLY_REG
Bit	Read/Write	Default/Hex	Description
N. J.	in the	ey mey	SENSOR_ACTO_TIME NO
27:16	R/W	0x0	Delay 0–4095 Pixel clk Period
			The actual delay is sensor_act0_time+1.
15:12	/	/	1
			SENSOR_ACT1_TIME
11:0	R/W	0x0	Delay 0–4095 Pixel clk Period
			The actual delay is sensor_act1_time+1.

5.1.6.42 0x0230 LCD Sync Control Register (Default Value: 0x0000_0000)

Offset: 0)x0230	7/16	Register Name: LCD_SYNC_CTL_REG
Bit	Read/Write	Default/Hex	Description
31:9	Line ii	Why why	My The The Man 1
0	D/M	00	LCD_CTRL_WORK_MODE LCD Controller Work mode
8	R/W	0x0	0: Single DSI mode
			1: Dual DSI mode
7:5	1	1	1
			LCD_CYRL_SYNC_MASTER_SLAVE
			LCD Controller Sync Master Slave
4	R/W	0x0	0: Master
			1: Slave
			Note: Only use in Single DSI mode.
3:1	1	1	/
			LCD_CTRL_SYNC_MODE
20	26	200	LCD Controller Sync Mode
1.0 sel	R/W	0x0 MH	0: Sync in the first time now in the first time.
		`	1: Sync every frame
			Note: Only use in Single DSI mode.

5.1.6.43 0x0234 LCD Sync Position Register (Default Value: 0x0000_0000)

Offset: 0x0234			Register Name: LCD_SYNC_POS_REG
Bit	Bit Read/Write Default/Hex		Description
31:28	/	/	/



Offset: 0	0x0234		Register Name: LCD_SYNC_POS_REG
Bit	Read/Write	Default/Hex	Description
M. J.	il in	in the	LCD_Sync_Pixel_Num Set the pixel number of master LCD controller which is used to
			trigger the slave LCD controller to start working. This value is the
27:16	D /\A/	0.0	number of pixels between the trigger point and the end of the
27:16	R/W	0x0	line.
			Tri pos =
			Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num)
			Note: Only use in Single DSI mode.
15:12	/	1	V
		0x0	LCD_Sync_Line_Num
			Set the line number of master LCD controller which is used to
			trigger the slave LCD controller to start working.
11:0	R/W		Note:It is only set in master LCD controller.It is not necessarily
TI.O	IV VV		to set in slave LCD controller.
	in Phil	130 MING	Tri pos = Hor Who who who
			Tline*LCD_Sync_Line_Num+Tpixel*(HT-LCD_Sync_Pixel_Num)
			Note: Only use in Single DSI mode.

5.1.6.44 0x0238 LCD Slave Stop Position Register (Default Value: 0x0000_0000)

Offset: 0x0238			Register Name: LCD_SLAVE_STOP_POS_REG
Bit	Read/Write	Default/Hex	Description
31:8	1	/	j
	R/Ws	0*0 **********************************	STOP_VAL
			Set the stop position of the slave LCD. This value is the number
7.0			of pixels between the stop position and the end of the HFP.
7:0			Stop_pos + HFP - Stop_val. 0 <stop_pos<hfp-2< td=""></stop_pos<hfp-2<>
			0 <stop_pos<hfp-2< td=""></stop_pos<hfp-2<>
			Note: Only use in Single DSI mode.

5.1.6.45 0x0244 LCD LVDS1 Interface Register (Default Value: 0x0000_0000)

Offset: 0x0244			Register Name: LCD_LVDS1_IF_REG	
Bit	Read/Write	Default/Hex	Description	
	R/W	0x0	LCD_LVDS_EN	
21			Enable LVDS interface	
31			0: Disable	
			1: Enable	



Offset: 0)x0244		Register Name: LCD_LVDS1_IF_REG
Bit	Read/Write	Default/Hex	Description &
M. Co	Myco.	the miles	LCD_LVDS_LINK NAME NAME NAME
20	5 /14/		Select work in single link mode or dual link mode
30	R/W	0x0	0: Single link
			1: Dual link
			LCD_LVDS_EVEN_ODD_DIR
29	R/W	0x0	Set the order of even field and odd field
29	I I V V V	0.0	0: Normal
			1: Reverse
			LCD_LVDS_DIR
28	R/W	0x0	Set the LVDS direction
	.,		0: Normal
		7	1: Reverse
			LCD_LVDS_MODE
27	R/W	0x0	Set the LVDS data mode
White I	Will.	Killy Killy	0: NS mode with with with
			1: JEIDA mode
	R/W	0x0	LCD_LVDS_BITWIDTH
26			Set the bit width of data
			0: 24-bit
_			1: 18-bit
			LCD_LVDS_DEBUG_EN
25	R/W	0x0	Enable LVDS debug function
			0: Disable
			1: Enable
			LCD_LVDS_DEBUG_MODE
24	R/W	0x0	Set the output signal in debug mode
			0: Mode0—Random data 1: Mode1—Output CLK period=7/2 LVDS CLK period
Mycan	- all	Mcsil Mc	
altill a	wild "	thics which	Set the LVDS correct mode
23	R/W	0x0	0: Mode0
			1: Mode1
22:21	/	/	/
22.21	/	/	LCD_LVDS_CLK_SEL
			Select the clock source of LVDS
20	R/W	0x0	0: Revered
			1: LCD CLK
19:5	/	/	/
	•	•	LCD_LVDS_CLK_POL
	R/W	0x0	Set the clock polarity of LVDS
4			0: Reverse
			1: Normal

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.

448



in year

Offset: 0x0244			Register Name: LCD_LVDS1_IF	_REG		
Bit	Read/Write	Default/Hex	Description	region .	183	Jes.
IL.	in Will	Killy Kills	LCD_LVDS_DATA_POL	My	My	Media
3:0	D //A/	0x0	Set the data polarity of LVDS			
	R/W		0: Reverse			
			1: Normal			

5.1.6.46 0x0400-0x07FF LCD Gamma Table Registers (Default Value: 0x0000_0000)

Offset: 0x0400-0x07FF			Register Name: LCD_GAMMA_TABLE_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:16	D AM		RED_COMP
23:16	R/W	0x0	Red Component
15:8	Ř/W	Why while	GREEN_COMP IN IN IN
15.8	K/VV	0x0	Green Component
7.0	2/11	0.0	BLUE_COMP
7:0	R/W	0x0	Blue Component

Mr. YCal

Megi



5.2 TCON TV

5.2.1 Overview

The Timing Controller_TV (TCON_TV) is a module that processes video signals received from systems using a complicated arithmetic and then generates control signals and transmits them to the TV panel driver IC.

The TCON_TV includes the following features:

- Supports 10-bit pixel depth YUV444, and HV format output up to 4K@60Hz
- Supports 8-bit pixel depth YUV444, and HV format output up to 4K@60Hz

5.2.2 Functional Description

5.2.2.1 **CEU Module**

Function: This module enhance color data from DE.

$$R' = Rr*R + Rg*G + Rb*B$$

$$G' = Gr*R + Gg*G + Gb*B$$

$$B' = Br*R + Bg*G + Bb*B$$

R' have the range of [Rmin, Rmax]

G' have the range of [Rmin, Rmax]

B' have the range of [Rmin, Rmax]

5.2.3 Register List

Module Name	Base Address
TCON_TV0	0x05470000

Register Name	Offset	Description
TV_GCTL_REG	0x0000	TV Global Control Register
TV_GINT0_REG	0x0004	TV Global Interrupt Register0
TV_GINT1_REG	0x0008	TV Global Interrupt Register1
TV_SRC_CTL_REG	0x0040	TV Source Control Register



Register Name	Offset	Description
TV_CTL_REG	0x0090	TV Control Register
TV_BASICO_REG	0x0094 id	TV Basic Timing Register0
TV_BASIC1_REG	0x0098	TV Basic Timing Register1
TV_BASIC2_REG	0x009C	TV Basic Timing Register2
TV_BASIC3_REG	0x00A0	TV Basic Timing Register3
TV_BASIC4_REG	0x00A4	TV Basic Timing Register4
TV_BASIC5_REG	0x00A8	TV Basic Timing Register5
TV_IO_POL_REG	0x0088	TV SYNC Signal Polarity Register
TV_IO_TRI_REG	0x008C	TV SYNC Signal IO Control Register
TV_DEBUG_REG	0x00FC	TV Debug Register
TV_CEU_CTL_REG	0x0100	TV CEU Control Register
TV_CEU_COEF_MUL_REG	0x0110+N*0x04(N=0-10)	TV CEU Coefficient Register0
TV_CEU_COEF_RANG_REG	0x0140+N*0x04(N=0-2)	TV CEU Coefficient Register2
TV_SAFE_PERIOD_REG	0x01F0	TV Safe Period Register
TV_FILL_CTL_REG	0x0300	TV Fill Data Control Register
TV_FILL_BEGIN_REG	0x0304+N*0x0C(N=0-2)	TV Fill Data Begin Register
TV_FILL_END_REG	0x0308+N*0x0C(N=0-2)	TV Fill Data End Register
TV_FILL_DATA_REG	0x030C+N*0x0C(N=0-2)	TV Fill Data Value Register
TV_DATA_IO_POLO_REG	0x0330	TCON Data IO Polarity Control0
TV_DATA_IO_POL1_REG	0x0334	TCON Data IO Polarity Control1
TV_DATA_IO_TRIO_REG	0x0338	TCON Data IO Enable Control0
TV_DATA_IO_TRI1_REG	0x033C	TCON Data IO Enable Control1
TV_PIXELDEPTH_MODE_REG	0x0340	TV Pixeldepth Mode Control Register

5.2.4 Register Description

5.2.4.1 0x0000 TV Global Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: TV_GCTL_REG	
Bit	Read/Write	Default/Hex	Description	
		0x0	TV_EN	
31	R/W		When it is disabled, the module will be reset to idle state.	
31	K/VV		0: Disable	
			1: Enable	
30:2	/	/	/	
	R/W	0x0	CEC_DDC_PAD_SEL	
1			CEC DDC PAD Select	
1			1: TCON_TV internal pad for cec scl sal	
			0: GPIO pad for cec scl sal	
0	/	/	/	



5.2.4.2 0x0004 TV Global Interrupt Register0 (Default Value, 0x0000_0000)

Offset: 0	Offset: 0x0004		Register Name: TV_GINTO_REG	
Bit	Read/Write	Default/Hex	Description	
31	/	/	1	
30	R/W	0x0	TV_VB_INT_EN TV Vb Interrupt Enable 0: Disable 1: Enable	
29	/	1	1	
28 27:15	R/W	0x0 /	TV_Line_Int_En TV Line Interrupt Enable 0: Disable 1: Enable / TV_VB_INT_FLAG TV Vb Interrupt Flag	
13	1	1	Asserted during vertical no-display period every frame. Write 0 to clear it.	
12	R/W	0x0	TV_Line_Int_Flag TV Line Interrupt Flag Trigger when SY1 match the current TV scan line Write 0 to clear it.	
11:0	1	/	/	

5.2.4.3 0x0008 TV Global Interrupt Register1 (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: TV_GINT1_REG
Bit Read/Write Default/Hex		Default/Hex	Description
31:12	/	/	/
	R/W	0	TV_Line_Int_Num
11:0			Scan line for TV line trigger(including inactive lines)
11.0			Setting it for the specified line for trigger 1.
			Note: SY1 is writable only when LINE_TRG1 is disabled.



5.2.4.4 0x0040 TV Source Control Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: TV_SRC_CTL_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	1
			TV_SRC_SEL
			TV Source Select
			000: DE
			001: Color Check
2:0	R/W	0	010: Grayscale Check
		CX	011: Black by White Check
			100: Reserved
			101: Reserved
		41	111: Gridding Check

5.2.4.5 0x0090 TV Control Register (Default Value: 0x0000_0000)

Offset: 0x0090			Register Name: TV_CTL_REG
Bit	Read/Write	Default/Hex	Description
		1	TV_EN When enable TCON_TV, this bit and the 0x0000[bit31] need to
31	R/W	0x0	be enabled.
			0: Disable
			1: Enable
30:9	/	/	
8:4	R/W	0x0	START_DELAY
0.1			This is for DE0 and DE1.
3:2	1	1	
M/Sail	in distribution in the second	incom which	TV_SRC_xSEL under under under
		,	TV Source Select
1 R	R/W	0x0	0: Reserved
1	I I V V V		1: BLUE data
			Note: The priority of this bit is higher than
			TV_SRC_SEL(bit[2:0]) in TV_SRC_CTL_REG.
0	1	1	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

453



5.2.4.6 0x0094 TV Basic Timing Register0 (Default Value: 0x0000_0000)

Offset: 0x0094			Register Name: TV_BASICO_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	1
27:16	R/W	0x0	WIDTH_XI
			Source Width Is X+1
15:12	/	/	1
11:0	R/W	0x0	HEIGHT_YI
			Source Height Is Y+1

5.2.4.7 0x0098 TV Basic Timing Register1 (Default Value: 0x0000_0000)

Offset: 0x0098			Register Name: TV_BASIC1_REG		
Bit	Read/Write	Default/Hex	Description who will have the		
31:28	1	/	1		
27:16	R/W	0x0	LS_XO Width Is LS XO+1		
15:12	1	/	/ / / / / / / / / / / / / / / / / / /		
			LS_YO		
11:0	R/W	0x0	Width Is LS_YO+1		
			Note: This version LS_YO = TV_YI		

5.2.4.8 0x009C TV Basic Timing Register2 (Default Value: 0x0000_0000)

Offset: 0x009C			Register Name: TV_BASIC2_REG		
Bit	Read/Write	Default/Hex	Description Health Health Health		
31:28	1	1	/		
27:16	R/W	0x0	TV_XO		
			Width is TV_XO+1		
15:12	/	/	/		
11:0	R/W	0x0	TV_YO		
			Height is TV_YO+1		





5.2.4.9 0x00A0 TV Basic Timing Register3 (Default Value: 0x0000_0000)

Offset: 0x00A0 m			Register Name: TV_BASIC3_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	1
28:16	R/W	0x0	H_T Horizontal total time Thcycle = (HT+1) * Thdclk
15:12	/	/	1
11:0	R/W	0x0	H_BP Horizontal back porch Thbp = (HBP +1) * Thdclk

5.2.4.10 0x00A4 TV Basic Timing Register4 (Default Value: 0x0000_0000)

Offset: 0x00A4			Register Name: TV_BASIC4_REG
Bit	Read/Write	Default/Hex	Description
31:29	1	1	
		4	V_T
28:16	R/W	0x0	horizontal total time (in HD line)
			Tvt = VT/2 * Th
15:12	/	1	/
			V_BP
11:0	R/W	0x0	horizontal back porch (in HD line)
			Tvbp = (VBP +1) * Th

5.2.4.11 0x00A8 TV Basic Timing Register5 (Default Value: 0x0000_0000)

Offset: 0x00A8			Register Name: TV_BASIC5_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
	R/W	0x0	H_SPW
25:16			Horizontal Sync Pulse Width (in dclk)
25:10			Thspw = (HSPW+1) * Tdclk
			Note: HT> (HSPW+1)
15:10	/	/	1



Offset	: 0x00A8	Register Name:	TV_BASIC5_I	REG			
Bit	Read/Write	Default/Hex	Description	regil	rail	cal.	Sp
My.	nky.	My My	V_SPW ^M	My	MA	MA	My
9:0	R/W	0x0	Vertical Sync Pulse Width (in lines)				
9.0	IN/ VV	UXU	Tvspw = (VSPW-	+1) * Th			
			Note: VT/2 > (V	SPW+1)			

5.2.4.12 0x0088 TV SYNC Signal Polarity Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0088		Register Name: TV_IO_POL_REG
Bit	Read/Write	Default/Hex	Description
31:28	1	1	/
			IO3_INV
27	R/W	0x0	(IO3 Invert
West A	ry w	Wy WHY	O: Not invert
			1: Invert
			IO2_INV
26	26 R/W	0x0	IO2 Invert
20			0: Not invert
			1: Invert
			IO1_INV
25	R/W	0x0	IO1 Invert
25	K/ VV		0: Not invert
			1: Invert
			IO0_INV
24	R/W	0.40	IO0 Invert
24		0x0	0: Not invert
	<		1: Invert
23:0	1/1/Cat	18 18 18 18 18 18 18 18 18 18 18 18 18 1	

5.2.4.13 0x008C TV SYNC Signal IO Control Register (Default Value: 0x0F00_0000)

Offset: 0x008C			Register Name: TV_IO_TRI_REG
Bit	Read/Write Default/Hex		Description
31:28	/	/	/
	R/W	0x1	IO3_OUTPUT_TRI_EN
27			IO3 Output Trigger Enable
27			1: Disable
			0: Enable

,74°CS



					e	`
				c	7	Ü
		ı,	C	3	J	
	-	7	1	,		
- N	\cap	C	٦			

Offset:	Offset: 0x008C		Register Name: TV_IO_TRI_REG
Bit	Read/Write	Default/Hex	Description
My.	in the	est mes	IO2_OUTPUT_TRI_ENT ATT ATT
26	R/W	0x1	IO2 Output Trigger Enable
26	K/VV	OXI	1: Disable
			0: Enable
		0x1	IO1_OUTPUT_TRI_EN
25	R/W		IO1 Output Trigger Enable
25	K/ VV		1: Disable
			0: Enable
		2.40	IOO_OUTPUT_TRI_EN
24	D (M)		IO0 Output Trigger Enable
24	R/W	0x1	1: Disable
		41	0: Enable
23:0	1	7	

5.2.4.14 0x00FC TV Debug Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x00FC		Register Name: TV_DEBUG_REG
Bit	Read/Write	Default/Hex	Description
31	1	/	/
30	R/W	0x0	TV_FIFO_U
30	N/ VV	OXO	TV FIFO Underflow
29	/	1	
			TV_FIELD_POL
28	R	0x0	TV Field Polarity
20	ĸ		0: Second field
2	.0		1: First field
27:12	I'M'Co.	A MAC	I "Hegy "Hegy "Hegy "Hegy
			LINE_BUF_BYPASS
13	R/W	0x0	Line Buf fer Bypass
15	N/ VV		0: Used
			1: Bypass
12	/	/	1
11:0	R	0x0	TV_CURRENT_LINE
11.0	N.	UXU	TV Current Line





5.2.4.15 0x0100 TV CEU Control Register (Default Value: 0x0000_0000)

Offset: (Offset: 0x0100		Register Name: TV_CEU_CTL_REG
Bit	Read/Write	Default/Hex	Description
			CEU_EN
31	R/W	0x0	CEU Enable
31	K/ VV	UXU	0: Bypass
			1: Enable
30:0	/	/	/

5.2.4.16 0x0110+N*0x04 (N=0-10) TV CEU Coefficient Register0 (Default Value: 0x0000_0000)

Offset: 0	x110+N*0x04 (N=0-10)	Register Name: TV_CEU_COEF_MUL_REG
Bit	Read/Write	Default/Hex	Description
31:9	Little in	My My	The state state state I
			CEU_COEF_MUL_VALUE
			Note:
			1.CEU_Coef_Mul_Value only can be 0 or 1.
			2. REG Map:
			N=0: Rr
			N=1: Rg
8	R/W	0x0	N=2: Rb
			N=4: Gr
			N=5: Gg
			N=6: Gb
			N=8: Br
			N=9: Bg
	_		N=10: Bb
7:0	1 MCgl.	Not. "HAG	I was mari mari

5.2.4.17 0x0140+N*0x04 (N=0-2) TV CEU Coefficient Register2 (Default Value: 0x0000_0000)

Offset: 0x0140+N*0x04 (N=0-2)		(N=0-2)	Register Name: TV_CEU_COEF_RANG_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	1
25:16	R/W	0	CEU_COEF_RANGE_MIN
25:16			Unsigned 10-bit Value, range of [0, 1023]
15:10	/	/	1
0.0	D (M)		CEU_COEF_RANGE_MAX
9:0	R/W	0	Unsigned 10-bit Value, range of [0, 1023]

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x01F0

Read/Write

R/W

R/W

Bit

31:29

28:16

15:4

3

2:0

5.2.4.18 0x01F0 TV Safe Period Register (Default Value: 0x0000_0000)

Default/Hex

0x0

0x0

Safe_Period_Mode Safe Period Mode 000: unsafe 001: safe

100: safe at line

010: safe at line_buf_curr_num > safe_period_fifo_num

011: safe at 2 and safe at sync active

7, - 7,	1/1	N.	14,
Register Name: TV_SAFI	E_PERIOD_REG		
Description	• 6		
/			
SAFE_PERIOD_FIFO_NUI	M		
Safe Period FIFO Numbe	er		
Safe_Period_Line			_
Safe Period Line			
1			
Safe_Period_Mode			_
Cafa Dariad Mada			

5.2.4.19 0x0300 TV Fill Data Control Register (Default Value: 0x0000_0000)

Offset: 0x0300			Register Name: TV_FILL_CTL_REG	
Bit	Read/Write	Default/Hex	Description	
			TV_Fill_En	
31	R/W	0x0	TV Fill Enable	
31	N/ VV	OXO	0: Bypass	
20		20	1: Enable	20
30:0	MHGO N	Why.	I while while while while	60

5.2.4.20 0x0304+N*0x0C (N=0-2) TV Fill Data Begin Register (Default Value: 0x0000_0000)

Offset: 0x0304+N*0x0C (N=0-2)		(N=0-2)	Register Name: TV_FILL_BEGIN_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
22.0	D //A/	0	FILL_BEGIN
23:0 R/W	U	Fill Begin	



5.2.4.21 0x0308+N*0x0C (N=0-2) TV Fill Data End Register (Default Value: 0x0000_0000)

Offset: 0x0308+N*0x0C (N=0-2)			Register Name: TV_FILL_END_REG	"When "When
Bit	Read/Write	Default/Hex	Description	
31:24	/	/	/	
23:0 R/W	0x0	FILL_END		
	n/ vv	UXU	Fill End	

5.2.4.22 0x030C+N*0x0C (N=0-2) TV Fill Data Value Register (Default Value: 0x0000_0000)

Offset: 0	x030C+N*0x0C	(N=0-2)	Register Name: TV_	FILL_DATA	_REG	
Bit	Read/Write	Default/Hex	Description			
31:30	1	1	/			
29:0	R/W	0x0 MY	FILL_VALUE Fill Value	MYCOL	whycan	which which

5.2.4.23 0x0330 TCON Data IO Polarity Control0 (Default Value: 0x0000_0000)

Offset: 0	x0330		Register Name: TV_DATA_IO_POL0_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	1	1
			R_CB_CH_DATA_INV
25:16	D //A/	0x0	R CB Channel Data Inv
25:16	R/W	UXU	0: normal polarity
			1: invert the specify output
15:10	1	1,5	
Myco	nky h	Me, MA	G_Y_CHXDATA_INV_IN IN I
0.0	D //A/	,	G Y Channel Data Inv
9:0	R/W	0x0	0: normal polarity
			1: invert the specify output

5.2.4.24 0x0334 TCON Data IO Polarity Control1 (Default Value: 0x0000_0000)

Offset: 0x0334			Register Name: TV_DATA_IO_POL1_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/





Offset: 0	x0334		Register Name: TV_DATA_IO_POL1_REG			
Bit	Read/Write	Default/Hex	Description			
May	in Prince	in his	B_CR_CH_DATA_INV			
25:16	R/W	0x0	B CR CHANNE DATA INV			
25.10	K/VV	UXU	0: Normal polarity			
			1: Invert the specify output			
15:0	/	/				

5.2.4.25 0x0338 TCON Data IO Enable Control0 (Default Value: 0x03FF_03FF)

Offset: 0	Offset: 0x0338		Register Name: TV_DATA_IO_TRI0_REG
Bit	Read/Write	Default/Hex	Description
31:26	1	/	1
25:16	R/W	0x3ff	R_CB_CH_DATA_OUT_TRI_EN R CB Channel Data Output Trigger Enable 1: Disable 0: Enable
15:10	1	1	1
9:0	R/W	0x3ff	G_Y_CH_DATA_OUT_TRI_EN G Y Channel Data Output Trigger Enable 1: Disable 0: Enable

5.2.4.26 0x033C TCON Data IO Enable Control1 (Default Value: 0x03FF_0000)

Offset: 0x033C			Register Name: TV_DATA_IO_TRI1_REG				
Bit	Read/Write	Default/Hex	Description	Myean	MyCall	"MACSIL	"HACSIL
31:26	1	1	/				
		0x3ff	B_CR_CH_DATA_OUT_TRI_EN				
25.16	:16 R/W		B CR Channel Da	ta Output Tr	igger Enable		
25.10			1: Disable				
			0: Enable				
15:0	/	/	/				



5.2.4.27 0x0340 TV Pixeldepth Mode Control Register (Default Value: 0x0000_0000)

				4		١,
			0		>	
		C	1	V		
	<	7.	_			
X	`)				

Offset: 0x0340			Register Name: TV_PIXELDEPTH_MODE_REG
Bit	Bit Read/Write Default/Hex Description		Description
31:1	/	/	1
			COLORBAR_PD_MODE
			Colorbar Pixeldepth mode
			0: 8 bit mode
0	D (M)	0.40	When data source is the embedded colorbar, the 8-bit colorbar
0	R/W	0x0	pattern is transmitted.
			1: 10 bit mode
			When data source is the embedded colorbar, the 10-bit
			colorbar pattern is transmitted.



5.3 TV Encoder

5.3.1 Overview

The TV Encoder (TVE) module is a highly programmable digital video encoder supporting worldwide video standards Composite Video Broadcast Signal (CVBS).

The TVE includes the following features:


- 1-channel CVBS output, supporting PAL-D and NTSC-M
- Plug status auto detecting
- 10 bits DAC output

5.3.2 Block Diagram

Figure 5-14 shows a block diagram of the TVE.

White The Mark White

Figure 5-14 TVE Block Diagram



5.3.3 Functional Description

5.3.3.1 External Signals

Table 5-11 describes the external signals of TVE.

Table 5-11 TVE External Signals

Port Name	Description	Туре
TVOUT0	TV CVBS output	AO
VCC-TVOUT	TV DAC power	Р



5.3.3.2 Clock Sources

Mycan


The TVE module requires one clock with 50% duty. Digital circuit and Analog circuit work by this clock. Mode and Clock frequency is shown below.

Table 5-12 TVE Clock Sources

Mode	TVE Clock Frequency
NTSC	216 MHz
PAL	216 MHz

5.3.3.3 Auto Detection Function

Figure 5-15 Auto Detection Function



M/CSIL

DAC outputs constant current, when insert, external load is 37.5Ω ; when pull out, external load is 75Ω . The method that comparator judges pin level can detect plug action.

Because plug action may exist jitter, then there need be a filter to filter jitter, the debounce time of filter is set through the bit[3:0] of TV Encoder Auto Detection de-bounce Setting Register.

The pulse cycle time can be set through the bit[30:16] of TV Encoder Auto Detect Configuration Register1, the pulse start time can be set through the bit[14:0] of TV Encoder Auto Detect Configuration Register1. The clock sources of the two time are 32KHz clock.

Pulse width is cycle time of 4 clock sources.


Pulse amplitude can be set through the bit[9:0] of TV Encoder Auto Detect Configuration Register 0.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

464



5.3.3.4 DAC Calibration Function



After FT, 10-bit calibration value is burned into efuse. Every time software can read the 10-bit calibration value from efuse, to control BIAS current and BIAS current switch, then a specific BIAS current is generated to calibrate maximum output voltage of DAC.

5.3.4 Programming Guidelines

5.3.4.1 Operating TVE Module

Operate TVE module by the following steps, Figure 5-17 shows the process diagram.


- Step 1 Set CCU clock source for TVE, and release AHB bus, and module reset.
- **Step 2** Initial DAC amplitude value from efuse calibration value which has burned.
- **Step 3** Enable the plug-in detect function, and detect plug-in status every 200 ms.
- **Step 4** When the plug-in has detected, configure TVE module to output mode setting by application.

465



Figure 5-17 Operating TVE Module





MYCSI

5.3.5 Register List

Module Name	Base Address
TVE_TOP	0x05600000
TVE	0x05604000

WACSU

Register Name	Offset	Description	
TVE_TOP			
TVE_DAC_MAP INTERPRETATION	0x0020	TV Encoder DAC MAP Register 1111	
TVE_DAC_STATUS	0x0024	TV Encoder DAC STAUTS Register	
TVE_DAC_CFG0	0x0028	TV Encoder DAC CFG0 Register TV Encoder DAC CFG1 Register	
TVE_DAC_CFG1	0x002C		
TVE_DAC_CFG2 0x0030 TVE_DAC_CFG3 0x0034		TV Encoder DAC CFG2 Register TV Encoder DAC CFG2 Register	
TVE			
TVE_000_REG 0x0000		TV Encoder Clock Gating Register	
TVE_004_REG 0x0004		TV Encoder Configuration Register	
TVE_008_REG		TV Encoder DAC Register1	



Register Name	Offset	Description
TVE_00C_REG	0x000C	TV Encoder Notch and DAC Delay Register
TVE_010_REG	0x0010	TV Encoder Chroma Frequency Register
TVE_014_REG	0x0014	TV Encoder Front/Back Porch Register
TVE_018_REG	0x0018	TV Encoder HD Mode VSYNC Register
TVE_01C_REG	0x001C	TV Encoder Line Number Register
TVE_020_REG	0x0020	TV Encoder Level Register
TVE_024_REG	0x0024	TV Encoder DAC Register2
TVE_030_REG	0x0030	TV Encoder Auto Detection Enable Register
TVE_034_REG	0x0034	TV Encoder Auto Detection Interrupt Status Register
TVE_038_REG	0x0038	TV Encoder Auto Detection Status Register
TVE_03C_REG	0x003C	TV Encoder Auto Detection De-bounce Setting Register
TVE_0F8_REG	0x00F8	TV Encoder Auto Detect Configuration Register0
TVE_OFC_REG	0x00FC	TV Encoder Auto Detect Configuration Register1
TVE_100_REG	0x0100	TV Encoder Color Burst Phase Reset Configuration Register
TVE_104_REG	0x0104	TV Encoder VSYNC Number Register
TVE_108_REG	0x0108	TV Encoder Notch Filter Frequency Register
TVE_10C_REG	0x010C	TV Encoder Cb/Cr Level/Gain Register
TVE_110_REG	0x0110	TV Encoder Tint and Color Burst Phase Register
TVE_114_REG	0x0114	TV Encoder Burst Width Register
TVE_118_REG	0x0118	TV Encoder Cb/Cr Gain Register
TVE_11C_REG	0x011C	TV Encoder Sync and VBI Level Register
TVE_120_REG	0x0120	TV Encoder White Level Register
TVE_124_REG	0x0124	TV Encoder Video Active Line Register
TVE_128_REG	0x0128	TV Encoder Video Chroma BW and CompGain Register
TVE_12C_REG	0x012C	TV Encoder Register
TVE_130_REG	0x0130	TV Encoder Re-sync Parameters Register
TVE_134_REG	0x0134	TV Encoder Slave Parameter Register
TVE_138_REG	0x0138	TV Encoder Configuration Register0
TVE_13C_REG	0x013C	TV Encoder Configuration Register1
TVE_380_REG	0x0380	TV Encoder Low Pass Control Register
TVE_384_REG	0x0384	TV Encoder Low Pass Filter Control Register



Register Name	Offset	Description	
TVE_388_REG	0x0388	TV Encoder Low Pass Gain Register	
TVE_38C_REG	0x038C	TV Encoder Low Pass Gain Control Register	
TVE_390_REG	0x0390	TV Encoder Low Pass Shoot Control Register	
TVE_394_REG 0x0394		TV Encoder Low Pass Coring Register	
TVE_3A0_REG	0x03A0	TV Encoder Noise Reduction Register	

5.3.6 TVE_TOP Register Description

5.3.6.1 0x0020 TV Encoder DAC MAP Register (Default Value: 0x0000_0000)

Offset: 0	x0020		Register Name: TVE_DAC_MAP
Bit	Read/Write	Default/Hex	Description
31:7	VILLE OUT	My Whitely Call	1 Mage Malege Mage Mage
			DAC_MAP
6:4	R/W	0x0	000: OUT0
			Others: Reserved
3:2	1	1	/
		1	DAC_SEL
			00: Reserved
1:0	R/W	0x0	01: TVE0
			10: Reserved
			11: Reserved

5.3.6.2 0x0024 TV Encoder DAC Status Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: TVE_DAC_STATUS
Bit	Read/Write	Default/Hex	Description
31:2	1	1	/
		0x0	DAC_Status
	R		00: Unconnected
1:0			01: Connected
			11: Short to ground
			10: Reserved

MYCS

CS



5.3.6.3 0x0028 TV Encoder DAC Configuration0 Register (Default Value: 0x8000_4200)

Offset: 0x0028		Acar, WAcar,	Register Name: TVE_DAC_CFG0
Bit	Read/Write	Default/Hex	Description
			DAC_CLOCK_INVERT
31	R/W	0x1	0: Not invert
			1: Invert
30:26	1	1	1
25:16	R/W	0x0	CALI_IN
15:12	D (M)	0x4	LOW_BIAS
15:12	R/W	UX4	500 uA to 4 mA
11:10	1		1
		17	BIAS_EXT_SEL
0	D (M)	0x1	0: Disable
9 NCar	R/W		1: Enable Was
W.			(A_SEL_BIAS_ADDA)
	R/W	0x0	BIAS_INT_SEL
8			0: Disable
8	Ny VV		1: Enable
			(A_SEL_BIAS_RES)
7:5	1	1	
			BIAS_REF_INT_EN
4	R/W	0x0	0: Disable
4	IX) VV		1: Enable
			(A_EN_RESREF)
3:1	1	1	/
west.	1081	ical ical	DAC_EN® SE SE SE
10	R/W	0x0 whist	O: Disable
			1: Enable

5.3.6.4 0x002C TV Encoder DAC Configuration1 Register (Default Value: 0x0000_023A)

Offset: 0x002C			Register Name: TVE_DAC_CFG1
Bit	Read/Write	Default/Hex	Description
31:10	1	1	/
9	D /\A/	0v1	REF_EXT_SEL
9	R/W 0x1		0: Disable



	Offset: 0x002C			Register Name: TVE_DAC_CFG1
	Bit	Read/Write	Default/Hex	Description
MyRoli	MyCal	in in	Acolt My Colt	1: Enable Mycel Mycel Mycel Mycel
4		4,	4.	(A_SEL_DETREF_LDO)
				REF_INT_SEL
	0	D (M)	0.0	0: Disable
	8	R/W	0x0	1: Enable
				(A_SEL_DETREF_RES)
	7:6	/	/	
				REF2_SEL
				00: 0.25 V
	F.4	D ()A/	0.2	01: 0.30 V
	5:4	R/W	0x3	10: 0.35 V
				11: 0.40 V
MINGER	WCall	ycar!	can veal	(a_refslct2<1:0>)
M,	Mr.,	no no		REF1_SEL
				0000: 0.50 V
				0001: 0.55 V
				0010: 0.60 V
				0011: 0.65 V
				0100: 0.70 V
				0101: 0.75 V
			-	0110: 0.80 V
				0111: 0.85 V
	3:0	R/W	0xA	1000: 0.90 V
				1001: 0.95 V
.0		-0	2. 2.	1010: 1.00 V
MHCST	Mycall	Mycoli M	gest whilest	1010: 1.00 V 1011: 1.05 V 1110: 1.00 V 1110: 1.00 V
				1100: 1.10 V
				1101: 1.15 V
				1110: 1.20 V
				1111: 1.25 V
				(a_refslct1<3:0>)
				The reference voltage is used for hot plug detect function.



5.3.6.5 0x0030 TV Encoder DAC Configuration2 Register (Default Value: 0x0000_0010)

Offset: 0x0030			Register Name: TVE_DAC_CFG2
Bit	Read/Write	Default/Hex	Description
31:13	1	1	
12:8	R/W	0x0	AB (I config output current for different peak voltage)
7:6	R/W	0x0	S2S1
5:0	R/W	0x10	R_SET

5.3.6.6 0x0034 TV Encoder DAC Configuration3 Register (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: TVE_DAC_CFG3		
Bit	Read/Write	Default/Hex	Description		
31:26	ill in	of the second	I will this this this		
25:16	R/W	0x0	FORCE_DATA_SET		
25.10			Force DAC input data		
15:1	1	/	1		
			FORCE_DATA_EN		
0	R/W	0x0	0: DAC input data from TVE		
			1: DAC input data from FORCE_DATA_SET		

5.3.6.7 0x00F0 TV Encoder DAC Test Register (Default Value: 0x0000_0000)

Offset: 0x00F0			Register Name: TVE_DAC_TEST
Bit	Read/Write	Default/Hex	Description Mark Mark
31:26	1	1	/
25.46	D (M)	00	DAC_TEST_LENGTH
25:16	R/W	0x0	DAC TEST DATA LENGTH
15:6	/	1	/
		0x0	DAC_TEST_SEL
5:4	R/W		00: DAC0
			Others: Reserved
3:1	/	1	/
0	D /\\/	/W 0x0	DAC_TEST_ENABLE
U	K/ VV		0: Reserved



Offset: 0x00F0			Register Name: TVE_DAC_TEST		
Bit	t Read/Write Default/Hex		Description	0	0
CACSIT.	"Acgi	ACON.	1: Repeat DAC data from DAC sram	"WACSI	West

5.3.7 **TVE Register Description**

5.3.7.1 0x0000 TV Encoder Clock Gating Register (Default Value: 0x0000_0000)

Offset: 0x0	0000		Register Name: TVE_000_REG
Bit	Read/Write	Default/Hex	Description
			CLOCK_GATE_DIS
31	R/W	0x0	0: Enable
			1: Disable
30:29	1.8		
MINGOL	in Prin	My My Coll	BIST_EN WY WY WY
28	R/W	0x0	0: Normal mode
			1: Bist mode
27:23	1	1	/
			UPSAMPLE_FOR_YPBPR
22	R/W	0x0	0: 1x
			1: 2x
			UPSAMPLE_FOR_CVBS
			Out up sample
21:20	R/W	0x0	00: 27 MHz
21.20	Tty VV	OXO	01: 54 MHz
			10: 108 MHz
West	Mage M	Acst. "HAcst.	11: 216 MHz
19:1		1	1
			TVE_EN
			0: Disable
0	R/W	0x0	1: Enable
			Video Encoder enable, default disable, write 1 to take it out
			of the reset state



5.3.7.2 0x0004 TV Encoder Configuration Register (Default Value: 0x0001_0000)

Offset: 0x	0004	year iyear	Register Name: TVE_004_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
			BYPASS_TV
29	R/W	0x0	0: Disable
	,		1: Enable
			DAC_Src_Sel
			00: TV Encoder
	,		01: LCD controller, override all other TV encoder setting, the
28:27	R/W	0x0	DAC clock can from LCD controller.
		27	10: DAC test mode, DAC using DAC clock
			11: DAC test mode, DAC using AHB clock
20	8	20 00	DAC_Control_Logic_Clock_Sel
Mican	nityco.	yes. Mylos	0: Using 27 MHz clock or 74.25 MHz clock depend on CCU
26	R/W	0x0	setting
			1: Using 54 MHz clock or 148.5 MHz clock depend on CCU
			setting
		4	Core_Datapath_Logic_Clock_Sel
		11	0: Using 27 MHz clock or 74.25 MHz clock depend on CCU
25	R/W	0x0	setting
			1: Using 54 MHz clock or 148.5 MHz clock depend on CCU
			setting
		/	Core_Control_Logic_Clock_Sel
			0: Using 27 MHz clock or 74.25 MHz clock depend on CCU
24	R/W	0x0	setting
, car	1081	ical ical	1: Using 54 MHz clock or 148.5 MHz clock depend on CCU
16,	Mes M	, when	setting he will will will will will be
23:21	1	/	/
			Cb_Cr_Seq_For_422_Mode
20	R/W	0x0	0: Cb first
			1: Cr first
			Input_Chroma_Data_Sampling_Rate_Sel
19	R/W	0x0	0: 4:4:4
			1: 4:2:2
			YUV_RGB_Output_En
18	R/W	0x0	0: CVBS
			1: Reserved

M.

"WACSL



Offset: 0)x0004		Register Name: TVE_004_REG
Bit	Read/Write	Default/Hex	Description
M/CSF	anycon ar	Acal Mycal	YC_EN/Not White White
	7,	7,	S-port Video enable Selection.
17	D //A/	00	0: Y/C is disable
17	R/W	0x0	1: Reserved
			This bit selects whether the S-port(Y/C) video output is
			enabled or disabled.
			CVBS_EN
			Composite video enables selection
16	R/W	0x1	0: Composite video is disabled, Only Y/C is enabled
	1,4,4,4		1: Composite video is enabled., CVBS and Y/C are enabled
		4	This bit selects whether the composite video output (CVBS)
			is enabled or disabled.
15:10	162	de car	
Mes	The Polin	3	Color_BAR_TYPE W W
9	R/W	0x0	0: 75/7.5/75/7.5 (NTSC), 100/0/75/0(PAL)
			1: 100/7.5/100/7.5(NTSC), 100/0/100/0(PAL)
			Color_BAR_MODE
			Standard Color bar input selection
		1	0: The Video Encoder input is coming from the Display
8	R/W	0x0	Engineer
			1: The Video Encoder input is coming from an internal
			standard color bar generator.
		/	This bit selects whether the Video Encoder video data input
	,	, /	is replaced by an internal standard color bar generator or not.
7:5	/	/	/
"MACSI.	My Soli	ovo whycan	Mode_1080i_1250Line_Sel
4	R/W	0x0	0: 1125 Line mode
			1: 1250 Line mode
			TVMode_Select
			0000: NTSC
			0001: PAL
	- 6		0010: Reserved
3:0	R/W	0x0	0011: Reserved
			01xx: Reserved
			100x: Reserved
			101x: Reserved
			110x: Reserved



	Offset: 0x0004			Register Name: TVE_004_REG
	Bit	Read/Write	Default/Hex	Description
10	W. Call	Milder Mi	Mest. Mylest.	111x: Réserved My My My My
				Note: Changing this register value will cause some relative
				register setting to relative value.

5.3.7.3 0x0008 TV Encoder DAC Register1 (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: TVE_008_REG
Bit	Read/Write	Default/Hex	Description
31:7	/		
		*1	DAC0_Src_Sel
6:4	R/W	0x0	000: Composite
-21	The state of the s	an an	Others: Reserved
3:0	Air arriva	My Minds	1 who will the law I

5.3.7.4 0x000C TV Encoder Notch and DAC Delay Register (Default Value: 0x0201_4924)

Offset: 0)x000C		Register Name: TVE_00C_REG
Bit	Read/Write	Default/Hex	Description
			Chroma_Filter_Active_Valid
31	R/W	0x0	0: Disable
		/	1: Enable
			Luma_filter_lti_enable
30	R/W	0x0	0: Disable Luma filter lti
Mesi	Mest	Acar Mean	1: Enable Luma filter dti
27:25	R/W	0x1	Y_DELAY_BEFORE_DITHER
			HD_Mode_CB_Filter_Bypass
24	R/W	0x0	0: Bypass Enable
			1: Bypass Disable
			HD_Mode_CR_Filter_Bypass
23	R/W	0x0	0: Bypass Enable
			1: Bypass Disable
			Chroma_Filter_1_444_En
22	R/W	0x0	0: Chroma Filter 1 444 Disable
			1: Chroma Filter 1 444 Enable
21	R/W	0x0	Chroma_HD_Mode_Filter_En

WACSI

__



Offset: 0x000C			Register Name: TVE_00C_REG
Bit	Read/Write	Default/Hex	Description
Mest	Mycal M	Hear. "MACON.	0: Chroma HD Filter Disable
	7.	4.	1: Chroma HD Filter Enable
			Chroma_Filter_Stage_1_Bypass
20	R/W	0x0	0: Chroma Filter Stage 1 Enable
			1: Chroma Filter Stage 1 bypass
			Chroma_Filter_Stage_2_Bypass
19	R/W	0x0	0: Chroma Filter Stage 2 Enable
			1: Chroma Filter Stage 2 bypass
			Chroma_Filter_Stage_3_Bypass
18	R/W	0x0	0: Chroma Filter Stage 3 Enable
			1: Chroma Filter Stage 3 bypass
17	R/W	0x0 MHEET	Luma_Filter_Bypass 0: Luma_Filter Enable of American Ame
			Notch_En
			0: The luma notch filter is bypassed
16	R/W	0x1	1: The luma notch filter is operating
	Ny VV		Luma notch filter on/off selection
			Note: This bit selects if the luma notch filter is operating or
			bypassed.
15:12	R/W	0x4	C_DELAY_BEFORE_DITHER
11:0	R/W	0x924	Reserved

5.3.7.5 0x0010 TV Encoder Chroma Frequency Register (Default Value: 0x21F0_7C1F)

Offset: 0x0010			Register Name: TVE_010_REG
Bit	Read/Write	Default/Hex	Description
		0x21f07c1f	Chroma_Freq
			Specify the ratio between the color burst frequency. 32 bits
			unsigned fraction. The default value is h21f07c1f, which is
31:0 R/W	D (M)		compatible with NTSC spec.
	R/W		3.5795455 MHz (X'21F07C1F'): NTSC-M, NTSC-J
		4.43361875 MHz(X'2A098ACB'): PAL-B, D, G, H,I, N	
			3.582056 MHz (X'21F69446'): PAL-N(Argentina)
			3.579611 MHz (X'21E6EFE3'): PAL-M



5.3.7.6 0x0014 TV Encoder Front/Back Porch Register (Default Value: 0x0076_0020)

Offset: 0	x0014	Acar, WAcar,	Register Name: TVE_014_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	1	1
24:16	R/W	0x76	Back_Porch Specify the width of the back porch in encoder clock cycles. Min value is (burst_width+breeze_way+17). 8 bits unsigned integer. The default value is 118. For 720p mode, the value is 260. For 1080i/p mode, the value is 192.
15:12	/		/
11:0	R/W	0x20	Front_Porch Must be even Specify the width of the front porch in encoder clock cycles. 6 bits unsigned even integer. Allowed range is form 10 to 62. The default value is 32. For 1080i mode, the value is 44.

5.3.7.7 0x0018 TV Encoder HD Mode VSYNC Register (Default Value: 0x0000_0016)

Offset: 0x0018			Register Name: TVE_018_REG
Bit	Read/Write	Default/Hex	Description
31:28	1	1	/
27:16	R/W	0x0	Broad_Plus_Cycle_Number_In_HD_Mode_VSYNC
15:12	1 west	No. McSt.	
11:0	R/W	0x16	Front_Porch_Like_In_HD_Mode_VSYNC

5.3.7.8 0x001C TV Encoder Line Number Register (Default Value: 0x0016_020D)

Offset: 0x001C			Register Name: TVE_01C_REG
Bit	Read/Write	Default/Hex	Description
31:24	1	1	1
			First_Video_Line
23:16	R/W	0x16	Specify the index of the first line in a field/frame to have
			active video. 8 bits unsigned integer.







Offset: 0	0x001C		Register Name: TVE_01C_REG
Bit	Read/Write	Default/Hex	Description
W. Jean	in Takin	Real Market	For interlaced video: When VSync5=B'0', FirstVideoLine is restricted to be greater than 7. When VSync5=B'1', FirstVideoLine is restricted to be greater than 9.
15:11	/	/	1
			Num_Lines Specify the total number of lines in a video frame. 11 bits unsigned integer. Allowed range is 0 to 2048. For interlaced video: When NTSC, and FirstVideoLine is greater than 20, then NumLines is restricted to be greater than 2*(FirstVideoLine+18).
10:0	R/W	0x20D	When NTSC, and FirstVideoLine is not greater than 20, then NumLines is restricted to be greater than 77. When PAL, and FirstVideoLine is greater than 22, then NumLines is restricted
Mycari	wheel wh	NINGET NINGET	to be greater than 2*(FirstVideoLine+18). When PAL, and FirstVideoLine is not greater than 22, then NumLines is restricted to be greater than 81.

If NumLines is even, then it is restricted to be divisible by 4. If NumLines is odd, then it is restricted to be divisible by 4 with

5.3.7.9 0x0020 TV Encoder Level Register (Default Value: 0x00F0_011A)

Offset: 0	x0020		Register Name: TVE_020_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	_	/
25:16	R/W M	OxfO M	Blank_Level Specify the blank level setting for active lines. This is 10 bits unsigned integer. Allowed range is from 0 to 1023.
15:10	/	/	/
9:0	R/W	0x11a	Black_Level Specify the black level setting. This is 10 bits unsigned integer. Allowed range is from 240 to 1023.

a remainder of 1.

N.

,હર્જા



5.3.7.10 0x0030 TV Encoder Auto Detection Enable Register (Default Value: 0x0000_0000)

Offset: 0)x0030	Acol, "Acol,	Register Name: TVE_030_REG
Bit	Read/Write	Default/Hex	Description
			DAC_AUTO_DETECT_MODE_SEL
31	R/W	0x0	0: Old Mode
			1: New Mode
30:17	/	/	1
16	R/W	0x0	DACO_Auto_Detect_Interrupt_En
15:1	/	/	1
0	R/W	0x0	DAC0_Auto_Detect_Enable

5.3.7.11 0x0034 TV Encoder Auto Detection Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: TVE_034_REG
Bit	Read/Write	Default/Hex	Description
31:1	1	1	1
0	R/W1C	0x0	DACO_Auto_Detect_Interrupt_Active_Flag Write 1 to inactive DACO auto detection interrupt

5.3.7.12 0x0038 TV Encoder Auto Detection Status Register (Default Value: 0x0000_0000)

Offset: 0	x0038		Register Name: TVE_038_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	1	/
My Con	whilest wi	Acst MACST	DACO_Status WHO
			00: Unconnected
1:0	R	0x0	01: Connected
			11: Short to ground
			10: Reserved

5.3.7.13 0x003C TV Encoder Auto Detection Debounce Setting Register (Default Value: 0x0000_0000)

Offset: 0x003C			Register Name: TVE_03C_REG
Bit	Bit Read/Write Default/Hex		Description
31:26	1	1	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

479



Offset:	0x003C		Register Name: TVE_03C_REG
Bit	Read/Write	Default/Hex	Description
25:16	R/W	0x0 N/N/CST	DAC_TEST_REGISTER® IN THE TRANSPORT OF THE PARTY OF THE P
25.10	11,700	OAO	DAC test register.
15:4	1	/	
2.0	D () ()	00	DACO_De_Bounce_Times
3:0	R/W	0x0	The de_bounce time for hot plug detect function.

5.3.7.14 0x00F8 TV Encoder Auto Detection Configuration Register0 (Default Value: 0x0000_0000)

Offset: 0x00F8			Register Name: TVE_0F8_REG
Bit	Read/Write	Default/Hex	Description
31:10	1	1	/
Mean	integral is	year wear	DETECT_Pulse_Value®
9:0	R/W	0x0	Use for DAC data input at auto detect pluse. Set the pulse
			amplitude.

5.3.7.15 0x00FC TV Encoder Auto Detection Configuration Register1 (Default Value: 0x0000_0000)

Offset: 0x00FC			Register Name: TVE_0FC_REG
Bit	Read/Write	Default/Hex	Description
31	1	1	/
30:16	R/W	0.40	DETECT_Pulse_Periods
30.10	N/ VV	0x0	Use 32K clock
15	1	1	1
14:0	R/W	0x0	DETECT_Pulse_Start 10 10 10 10
14.0	ry vv	UXU	Detect signal start time

5.3.7.16 0x0100 TV Encoder Color Burst Phase Reset Configuration Register (Default Value: 0x0000_0001)

Offset: 0x0100			Register Name: TVE_100_REG
Bit	Read/Write	Default/Hex	Description
31:2	/	1	/
1.0	R/W	0x1	Color_Phase_Reset
1:0	N/ VV	UXI	Color burst phase period selection



Offset: 0x0100			Register Name: TVE_100_REG
Bit	Read/Write	Default/Hex	Description
Mesi	M _{CSI} ,	Acai.	These bits select the number of fields or lines after which the
7	20, 20,	10	color burst phase is reset to its initial value as specified by the
			ChromaPhase parameter, This parameter is application only
			for interlaced video.
			00: 8 field
			01: 4 field
			10: 2 lines
			11: only once

5.3.7.17 0x0104 TV Encoder VSYNC Number Register (Default Value: 0x0000_0000)

Offset: 0x0104			Register Name: TVE_104_REG
Bit	Read/Write	Default/Hex	Description Set Set Set
31:1	lu, lu,	1	1 4, 4, 4, 4, 4,
	R/W	0x0	VSync5
			Number of equalization pulse selection
0			This bit selects whether the number of equalization pulses is
U			5 or 6. This parameter is applicable only for interlaced video.
			0: 5 equalization pulse(default)
			1: 6 equalization pulses

5.3.7.18 0x0108 TV Encoder Notch Filter Frequency Register (Default Value: 0x0000_0002)

Offset: 0	x0108	2. 2.	Register Name: TVE_108_REG
Bit	Read/Write	Default/Hex	Description March March
31:3	1	1	/
			Notch_Freq
		0x2	Luma notch filter center frequency selection
	R/W		These bits select the luma notch filter (which is a band-reject
			filter) center frequency. In two of the selections, the filter
2:0			width affects also the selection of the center frequency.
2.0			000: 1.1875
			001: 1.1406
			010: 1.0938. When notch_wide value is B'1' (this selection is
			proper for CCIR-NTSC), or 1.0000 when notch_wide value is
			B'0'.

























Offset	:: 0x0108		Register Name: TVE_108_REG
Bit	Read/Write	Default/Hex	Description
WACSIL	My M	Real My Real	011: 0.9922. This selection is proper for NTSC with square pixels.
			100: 0.9531. This selection is proper for PAL with square pixel.
			101: 0.8359 when notch_wide value is B'1' (this selection is
			proper for CCIR-PAL), or 0.7734 when notch_wide value is
			B'0'.
			110: 0.7813
			111: 0.7188

5.3.7.19 0x010C TV Encoder Cb/Cr Level/Gain Register (Default Value: 0x0000_004F)

Offset: 0	x010C	ACST.	Register Name: TVE_10C_REG
Bit	Read/Write	Default/Hex	Description
31:16	1	1	
			Cr_Burst_Level
15:8	R/W	0x0	Specify the amplitude of the Cr burst. 8 bit 2's complement
			integer. Allowed range is from (-127) to 127.
			Cb_Burst_Level
7:0	R/W	0x4f	Specify the amplitude of the Cb burst. 8 bit 2's complement
			integer. Allowed range is from (-127) to 127.

5.3.7.20 0x0110 TV Encoder Tint and Color Burst Phase Register (Default Value: 0x0000_0000)

Offset: 0x0110		Mico. MHCo.	Register Name: TVE_110_REG
Bit	Bit Read/Write Default/Hex Description		Description
31:24	1	1	/
23:16	R/W	0x0	Tint Specify the tint adjustment of the chroma signal for CVBS and Y/C outputs. The adjustment is effected by setting the subcarrier phase to the value of this parameter. 8.8 bit unsigned fraction. Units are cycles of the color burst frequency.
15:8	/	/	/
7:0	R/W	0x0	Chroma_Phase























Offset: 0x0110			Register Name: TVE_110_REG	
Bit	Read/Write	Default/Hex	Description	
WACSI	in in in	year.	Specify the color burst initial phase (ChromaPhase). 8.8 bit	
10			unsigned fraction. Units are cycles of the color burst	
			frequency.	
			The color burst is set to this phase at the first HSYNC and then	
			reset to the same value at further HSYNCs as specified by the	
			CPhaseRset bits of the EncConfig5 parameter (see above)	

5.3.7.21 0x0114 TV Encoder Burst Width Register (Default Value: 0x0016_447E)

Offset: 0	Offset: 0x0114		Register Name: TVE_114_REG	
Bit	Read/Write	Default/Hex	Description	
31:24	R/W "N	0x0 "Mich	Back_Porch Breezeway like in HD mode VSync For 720p mode, the value is 220 For 2080i/p mode, the value is 88 (default)	
23	1	1	1	
22:16	R/W	0x16	Breezeway Must be even Specify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31. For 1080i mode, the value is 44. For 1080p mode, the value is 44. For 720p mode, the value is 40.	
15	1	1	/	
14:8	R/W H	Ox44	Burst_Width Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored.	
7:0	R/W	0x7e	HSync_Width Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4. For 720p mode, the value is 40. For 1080i/p mode, the value is 44.	

Wy Acau

.08

3 %



5.3.7.22 0x0118 TV Encoder Cb/Cr Gain Register (Default Value: 0x0000_A0A0)

Offset: 0x0118			Register Name: TVE_118_REG
Bit	Read/Write	Default/Hex	Description
31:16	/	1	
15.0	D () 1	00	Cr_Gain
15:8	R/W	0xa0	Specify the Cr color gain. 8-bit unsigned fraction.
7.0	D /W	0xa0	Cb_Gain
7:0	R/W		Specify the Cb color gain. 8-bit unsigned fraction.

5.3.7.23 0x011C TV Encoder Sync and VBI Level Register (Default Value: 0x0010_00F0)

Offset: 0x011C			Register Name: TVE_11C_REG	
Bit	Read/Write Default/Hex		Description	
31:26	The Will	No Mills	Tolu Tolu Tolu Volla 1	
			Sync_Level	
25:16	R/W	0x10	Specify the sync pulse level setting. 8-bit unsigned integer.	
25.10	IV) VV		Allowed range is from 0 to ABlankLevel-1 or VBlankLevel-1	
			(whichever is smaller).	
15:10	0 / /		/	
	R/W	0xf0	VBlank_Level	
9:0			Specify the blank level setting for non active lines. 10-bit	
			unsigned integer. Allow range is from 0 to 1023.	

5.3.7.24 0x0120 TV Encoder White Level Register (Default Value: 0x01E8_0320)

Offset: 0x	0120	nky,	Register Name: TVE_120_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/
25:16	R/W	0x1e8	HD_Sync_Breezeway_Level Specify the breezeway level setting. 10-bit unsigned integer. Allowed range is from 0 to 1023.
15:10	/	/	/
9:0	R/W	0x320	White_Level Specify the white level setting. 10-bit unsigned integer. Allowed range is from black_level+1 or vbi_blank_level +1 (whichever is greater) to 1023.



5.3.7.25 0x0124 TV Encoder Video Active Line Register (Default Value: 0x0000_05A0)

WACSEL,	whycar

Offset: 0x0124			Register Name: TVE_124_REG	
Bit Read/Write Default/Hex		Default/Hex	Description	
31:12	/	1	1	
11:0	R/W	0x5A0	Active_Line Specify the width of the video line in encoder clock cycles. 12-bit unsigned multiple of 4 integer. Allowed range is from 0 to 4092.	

5.3.7.26 0x0128 TV Encoder Video Chroma BW and CompGain Register (Default Value: 0x0000_0000)

Offset: 0x	Offset: 0x0128		Register Name: TVE_128_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	1	1
			Chroma_BW
			Chroma filter bandwidth selection
			This bit specifies whether the bandwidth of the chroma filter
17:16	D/M	0.0	is:
17:16	R/W	0x0	00: Narrow width 0.6 MHz
			01: Wide width 1.2 MHz
			10: Extra width 1.8 MHz
		/	11: Ultra width 2.5 MHz
15:2	/	1	/
C SIL	e Si	, car	Comp_Ch_Gain
allelo	While Mr	ight market	Chroma gain selection for the composite video signal.
			These bits specify the gain of the chroma signal for
			composing with the luma signal to generate the composite
1:0	R/W	0x0	video signal:
			00: 100%
			01: 25%
			10: 50%
			11: 75%



5.3.7.27 0x012C TV Encoder Register (Default Value: 0x0000_0101)

			5
		_(7
	١.	C	~
~	1	1	
n.	, ,	3	

Offset: 0x012C			Register Name: TVE_12C_REG
Bit	Read/Write	Default/Hex	Description
31:9	/	1	/
			Notch_Width
			Luma notch filter width selection
8	R/W	0x1	This bit selects the luma notch filter (which is a band-reject
0	K/ VV	UXI	filter) width.
			0: Narrow
			1: Wide
7:1	/		
		* \	Comp_YUV_EN
	R/W	0x1 Mest	This bit selects if the components video output are the RGB
Ost.			components or the YUV components.
			0: The three component outputs are the RGB components.
			1: The three component outputs are the YUV components,
			(i.e. the color conversion unit is bypassed)

WACSU

5.3.7.28 0x0130 TV Encoder Re-sync Parameters Register (Default Value: 0x0010_0001)

Offset: 0x0	0130		Register Name: TVE_130_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	Re_Sync_Field
31	IV VV	UXU	Re-sync field
			Re_Sync_Dis
30	R/W	0x0	1: Re-Sync Disable
Mes.	Mes Me	hing .	1: Re-Sync Disable 11 11 11 11 11 11 11 11 11 11 11 11 11
29:27	1	1	/
26:16	R/W	0x10	Re_Sync_Line_Num
20.10	N/ VV	OXIO	Re-sync line number from TCON
15:11	/	1	/
10.0	D /\A/	Ov1	Re_Sync_Pixel_Num
10:0	R/W	0x1	Re-sync line pixel from TCON





5.3.7.29 0x0134 TV Encoder Slave Parameter Register (Default Value: 0x0000_0000)

Offset: 0x0134			Register Name: TVE_134_REG
Bit	Read/Write	Default/Hex	Description
31:9	/	1	/
			Slave_Thresh
			Horizontal line adjustment threshold selection
			This bit selects whether the number of lines after which the
8	R/W	0x0	Video Encoder starts the horizontal line length adjustment is
			slave mode is 0 or 30.
			0: Number of lines is 0
		0	1: Number of lines is 30
7:1	/	/	/
			Slave_Mode
20		20	Slave mode selection
WACO.	Myca.	year whycar	This bit selects whether the Video Encoder is sync slave,
0	R/W	0x0	partial slave or sync master. It should be set to B'0'.
			0: The Video Encoder is not a full sync slave (i.e. it is a partial
			sync slave or a sync master)
			1: Reserved

5.3.7.30 0x0138 TV Encoder Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0	0138		Register Name: TVE_138_REG
Bit	Read/Write	Default/Hex	Description
31:9	1	1	/
Mar	allycoli	year whyear	Invert_Top Field parity input signal (top_field) polarity selection.
8	R/W	0x0	This bit selects whether the top field is indicated by a high level of the field parity signal or by the low level. The bit is applicable both when the Video Encoder is the sync master and when the Video Encoder is the sync slave.
			0: Top field is indicated by low level 1: Top field is indicated by high level
7:1	1	/	/
0	R/W	0x0	UV_Order This bit selects if the sample order at the chroma input to the Video Encoder is Cb first (i.e. Cb 0 Cr 0 Cb 1 Cr 1) or Cr first (i.e. Cr 0 Cb 0 Cr 1 Cb 1).





Offset: 0x0138			Register Name: TVE_138_REG
Bit	Read/Write	Default/Hex	Description
WACSI	nity sit	Acsi, Mylcsi,	0: The chroma sample input order is Cb first
			1: The chroma sample input order is Cr first

5.3.7.31 0x013C TV Encoder Configuration Register (Default Value: 0x0000_0001)

	Offset: 0x013C			Register Name: TVE_13C_REG
	Bit	Read/Write	Default/Hex	Description
	31:27	/	1	
			CX	RGB_Sync
			4	R, G and B signals sync embedding selection.
				These bits specify whether the sync signal is added to each
	1631	125	rest.	of the R, G and B components (b'1') or not (b'0'). The bit[26]
100	26:24	R/W	0x0 white	specify if the R signal has embedded syncs, the bit[25]
				specify if the G signal has embedded syncs and the bit[24] specify if the B signal has embedded syncs. When
				comp_yuv is equal to b'1', these bits are N.A. and should be
				set to b'000'. When the value is different from b'000',
			. 1	RGB_Setup should be set to b'1'.
	23:17	1	/	1
				RGB_Setup
				"Set-up" enable for RGB outputs.
			/	This bit specifies if the "set-up" implied value (black_level –
	16	R/W	0x0	blank_level) specified for the CVBS signal is used also for
				the RGB signals.
		2		0: The "set-up" is not used, or i.e. comp_yuv is equal to b'1'.
120	Mcst.	Mindest Hinds	all why call	1: The implied "set-up" is used for the RGB signals
	15:1	1	1	1
				Bypass_YClamp
				Y input clamping selection
				This bit selects whether the Video Encoder Y input is
	0	R/W	0x1	clamped to 64 to 940 or not. When not clamped the
				expected range is 0 to 1023. The U and V inputs are always
				clamped to the range 64 to 960.
				0: The Video Encoder Y input is clamped
				1: The Video Encoder Y input is not clamped

MYCST

· McSi

M,

18 M



5.3.7.32 0x0380 TV Encoder Low Pass Control Register (Default Value: 0x0000_0000)

"ACSI				(١
W.		,	c'	9	۰
	×	1	}		

Offset: 0x	0380	ar, "Acar,	Register Name: TVE_380_REG
Bit	Read/Write	Default/Hex	Description
31:14	/	/	1
			User_deflicker_coef
13:10	R/W	0x0	up: coef/32
13.10	N/ VV	UXU	Center: 1-coef/16
			Down: coef/32
			Fix_coef_deflicker
9	R/W	0x0	0: Auto deflicker
		CX	1: User deflicker
		46	Enable_deflicker
8	R/W	0x0	0: Disable deflicker
ucal.	Carl Ce	en icali	1: Enable deflicker
7:1	rigo, rigo,	1 mg	I me me me me
			EN
0	D /\A/	0x0	LP function enable
U	R/W	UXU	0: Disable
		1	1: Enable

5.3.7.33 0x0384 TV Encoder Low Pass Filter Control Register (Default Value: 0x0000_0000)

Offset: 0x0	0384		Register Name: TVE_384_REG
Bit	Read/Write	Default/Hex	Description
31:22	1	1	/
WHOST	whycai whyc	n/h/csi.	HP_RATIO MOST MOST MOST MOST
21:16	R/W	0x0	Default high-pass filter ratio
			In two complement, the range is from -31 to 31.
15:14	1	/	/
			BPO_RATIO
13:8	R/W	0x0	Default band-pass filter0 ratio
			In two complement, the range is from -31 to 31.
7:6	1	/	/
			BP1_RATIO
5:0	R/W	0x0	Default band-pass filter1 ratio
			In two complement, the range is from -31 to 31.



5.3.7.34 0x0388 TV Encoder Low Pass Gain Register (Default Value: 0x0000_0000)

Offset: 0x0388			Register Name: TVE_388_REG
Bit	Read/Write	Default/Hex	Description
31:8	1	/	1
7.0	D /A	0.0	GAIN
7:0	R/W	0x0	Peaking gain setting.

5.3.7.35 0x038C TV Encoder Low Pass Gain Control Register (Default Value: 0x0000_0000)

Offset: 0x038C			Register Name: TVE_38C_REG
Bit	Read/Write	Default/Hex	Description
31:24	Tildes, M.	AN WINGS	1 meg melge melge melge
22:16	R/W	0x0	DIF_UP
23.10	23:16 R/W	OXO	Gain control: limitation threshold.
15:8	1	/	1
4:0	D (VV)	0x0	ВЕТА
4:0	R/W	UXU	Gain control: large gain limitation.

5.3.7.36 0x0390 TV Encoder Low Pass Shoot Control Register (Default Value: 0x0000_0000)

Offset: 0x0390			Register Name: TVE_390_REG
Bit	Read/Write	Default/Hex	Description
31:6	1,400	A MCSIL	I was was was man
5:0	R/W	0x0	NEG_GAIN
3.0	TV VV	0.0	Undershoot gain control.

5.3.7.37 0x0394 TV Encoder Low Pass Coring Register (Default Value: 0x0000_0000)

Offset: 0x0394			Register Name: TVE_394_REG
Bit	Read/Write	Default/Hex	Description
31:8	1	1	/
7:0	R/W	0x0	CORTHR
			Coring threshold.



5.3.7.38 0x03A0 TV Encoder Noise Reduction Register (Default Value: 0x0000_0000)

20	20
whycan	WHACSE
103	103
M.	M.

Offset: 0x03A0			Register Name: TVE_3A0_REG
Bit	Read/Write	Default/Hex	Description
31:24	1	/	1
23:16	R/W	0x0	T_Value
15:1	1	/	/
0	R/W	0x0	EN

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



5.4 MIPI DSI

5.4.1 Overview

The Display Serial Interface is a high-speed interface between a host processor and peripheral devices that adhere to MIPI Alliance specifications for mobile device interfaces. This DSI module is composed of a DSI controller which is compliance with MIPI DSI specification V1.01 and a D-PHY module which is compliance with MIPI DPHY specification V1.00.

The MIPI DSI includes the following features:

- Compliance with MIPI DSI v1.01
- Up to 4 lanes
- Supports 1280 x 720@60fps and 1920 x 1200@60fps
- Supports non-burst mode with sync pulse/sync event, burst mode and command mode
- Supports pixel format: RGB888, RGB666, RGB666 loosely packed and RGB565
- Supports continuous lane clock mode and non-continuous lane clock mode
- Compliance with MIPI DCS v1.01, bidirectional communication in LP through data lane 0
- Supports bidirectional communication of all generic commands in LP through data lane 0
- Supports low power data transmission
- Supports ULPS and Escape modes
- Hardware checksum capabilities

Mesi

,hycar

:MC8L

Mar

whycan

MYCar

WASAU

WHACSU

MUACSU

11,



5.5 HDMI

5.5.1 Overview

The High Definition Multimedia Interface (HDMI) is a wired digital interconnect that replaces the analog SCART connection. HDMI can transfer uncompressed video, audio, and data using a single cable.

The system architecture of HDMI consists of sources (transmitter) and sinks (receiver). The HDMI cable and connectors carry four differential pairs that make up the TMDS data and clock channels. These channels are used to carry video, audio, and auxiliary data. In addition, HDMI carries a VESA Data Display Channel (DDC). The DDC is used for configuration and status exchange between a single source and a single sink. The optional CEC protocol provides high-level control functions between all of the various audiovisual products in a user's environment.

The HDMI includes the following features:

- Compatible with HDMI 2.0
- Supports DDC and SCDC
- Integrated CEC hardware engine
- Optional color space converter (CSC): RGB (4:4:4) to/from YCbCr (4:4:4 or 4:2:2)
- Video formats:
 - All CEA-861-E video formats up to 1080p at 60 Hz and 720p/1080i at 120 Hz
 - Optional HDMI 1.4b video formats
 - ➤ All CEA-861-E video formats up to 1080p at 120 Hz
 - ➤ HDMI 1.4b 4K x 2K video formats
 - HDMI 1.4b 3D video modes with up to 340 MHz (TMDS clock)
 - Optional HDMI 2.0 video formats
 - ➤ All CEA-861-F video formats
 - Dynamic Range and Mastering InfoFrame (DRM, packet header 0x87)
- Audio formats:
 - Uncompressed audio formats: IEC60985 L-PCM audio samples, up to 192 kHz
 - Compressed audio formats: IEC61937 compressed audio, up to 1536 kHz (for HDMI 2.0b)/768 kHz



(for HDMI 1.4b)

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

494



Contents

14C811		My Yeal,	Mycal.	My Col.	Mycal.	Mycal.	MyCal.	Myeal.	Mycal.	MKYCOL.
6	Vide	eo Inpu	t Interfaces							498
	6.1	CSIC								498
		6.1.1	Overview							
		6.1.2	Block Diagrar	n						498
		6.1.3	Functional De	escription						499
		6.1.4	Register List.							
		6.1.5	CCU Register	Description .						505
		6.1.6	CSIC Top Reg	ister Descript	ion					506
		6.1.7	Parser Regist	er Descriptio	n					511
HCSL.		6.1.8	CSIC DMA Re	gister Descrip	otion					532
(3)	6.2	TV De	coder	N _U	in	My	My.	ne,	wik)	547
		6.2.1	Overview							
		6.2.2	Block Diagrar							
		6.2.3	Functional De	escription						547
		6.2.4	Register List.		_1_1					548
		6.2.5	Register Desc	cription						550



Figures

Mesu	MYCSI	why Cali	MYCOL	WHYCAR	WHACSE	WHYCAR	WHACH	WHACSE	Mylest	MY
Figure	e 6-1 CSIC Blo	ock Diagram							498	
Figure	e 6-2 RAW-10	Format		•••••					499	
Figure	e 6-3 RAW-12	! Format							500	
Figure	e 6-4 YUV-10	Format							500	
Figure	e 6-5 RGB888	Format							500	
Figure	e 6-6 PRGB88	8 Format							500	
Figure	e 6-7 RGB565	Format							500	
Figure	e 6-8 TVD Blo	ck Diagram							547	
Nation of the state of the stat	WHAR	white		whytest	WAGEL	Wilder		Wholesa	Wase Control of the C	nled Caller
MCSIL.	West.	Mean	Mean	Mest	Mest	Mest	Mest	Mest	MEST	W.



Tables

					apies					
MYCER	WHEEL	Mycan	MyCar	WHICH	WHYCAR	Myear	MyCar	Myest	WHACSE	WHYC.
Table	6-1 CSIC Ext	ernal Signals							499	
Table	6-2 CSIC FIF	O Distributio	n						499	
Table	6-3 TVD Ext	ernal Signals.							548	
MACSE	William	,indext	, in the second	why dan't	whytear					



Video Input Interfaces

6.1 **CSIC**

6.1.1 Overview

The CMOS Sensor Interface Controller (CSIC) is an image or video data receiver, which can receive image or video data via camera interface and store the data in memory directly.


The CSIC includes the following features:

- Supports 8-bit digital camera interface
- Supports BT656 Interface
 - Supports time-multiplexed format
 - Supports dual data rate sample mode with pixel clock up to 148.5 MHz
- Supports BT601 Interface
- Supports crop function
- Supports frame rate down
- Supports 2 DMA for 2 video stream storage
 - Supports de-interlacing for interlace video input
 - Supports conversion from YUV422 to YUV420, YUV422 to YUV400, YUV420 to YUV400
 - Supports horizontal and vertical flip

6.1.2 **Block Diagram**

Figure 6-1 shows block diagram of the CSIC.

Figure 6-1 CSIC Block Diagram



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



6.1.3 Functional Description

Mesil

Mesi

MYCan

MYCan

Mean

-36°

6.1.3.1 External Signals

Table 6-1 CSIC External Signals

Port Name	Description	Туре
NCSIO-PCLK	Parallel CSI Pixel Clock	I
NCSI0-MCLK	Parallel CSI Master Clock	0
NCSIO-HSYNC	Parallel CSI Horizontal Sync	I
NCSIO-VSYNC	Parallel CSI Vertical Sync	I
NCSI0-D[7:0]	Parallel CSI Data Bit	I
NCSIO-FIELD	Parallel CSI Field Index	I

6.1.3.2 CSIC FIFO Distribution

Table 6-2 CSIC FIFO Distribution

Interface	MIPI Interface		
Input format	YUV422		Raw
Output format	Planar	UV combined	Raw/RGB/PRGB
CH0_FIFO0	Υ /	Υ	All pixels data
CH0_FIFO1	Cb (U)	CbCr (UV)	-
CH0_FIFO2	Cr (V)	N. 18/11.	st west west

6.1.3.3 Pixel Format Arrangement

Figure 6-2 RAW-10 Format

Dummy1[5:0]	Raw data 1[9:0]	Dummy 0[5:0]	Raw data 0[9:0]
MSB			LSB

499



Figure 6-3 RAW-12 Format

Dummy1[3:0]	Raw data 1[11:0]	Dummy 0[3:0]	Raw data 0[11:0]	MCST.
MSB	7.	4.	LSB	

Figure 6-4 YUV-10 Format

Dummy1[5:0]	Y1[9:0]	Dummy 0[5:0]	Y 0[9:0]
MSB			LSB
Dummy1[5:0]	V/U 0[9:0]	Dummy 0[5:0]	U/V 0[9:0]
MSB			LSB

Figure 6-5 RGB888 Format

B1[7:0]	R0[7:0]	G0[7:0]	B0[7:0]
G2[7:0]	B2[7:0]	R1[7:0]	G1[7:0]
R3[7:0]	G3[7:0]	B3[7:0]	R2[7:0]

MSB

Figure 6-6 PRGB888 Format

7	PAD[7:0]	R0[7:0]	G0[7:0]	B0[7:0]
	MSB			LSB

Figure 6-7 RGB565 Format

R1[4:0] G1[5:0] B1[4:0] R0[4:0] G0[5:0] B0[4:0] MSB (8)

6.1.3.4 Offset Definition

Offset in horizontal and vertical can be added when receiving image. Unit is pixel.

For YUV422 format, pixel unit is a YU/YV combination.

For YUV420 format, pixel unit is a YU/YV combination in YC line, and only a Y in Y line.

For Bayer and RAW format, pixel unit is a R/G/B single component.

For RGB565, pixel unit is 2 bytes of RGB565 package.



For RGB888, pixel unit is 3 bytes of RGB combination.

6.1.3.5 Flip Definition

Both horizontal and vertical flip are supported at the same time. This function is implemented in the process of each FIFO writing data to memory, only flipping the data of separate FIFO, not changing component to FIFO distribution.

If horizontal flip is enabled, one or more pixels will be took as a unit:

For YUV format, a unit of $Y_0U_0Y_1V_1$ will parser and flip the Y component in one channel, and UV will be treated as a whole. In planar output mode, U and V will be flipped separately. In UV combined output mode, UV will be flipped as a whole. So, a sequence of $Y_1U_0Y_0V_1$ will be.

For Bayer_raw format, situation is much like. A GR/BG sequence will be changed to BG/RG. A unit of square has four pixels.

For RGB565/RGB888, one unit of two/three bytes of component will be flipped with original sequence.

6.1.4 Register List

Module Name	Base Address
CSIC_CCU	0x05800000
CSIC_TOP	0x05800800
CSIC_PARSER0	0x05801000
CSIC_DMA0	0x05809000
CSIC_DMA1	0x05809200

CCU register list:

Register Name	Offset	Register Description
CCU_CLK_MODE_REG	0x0000	CCU Clock Mode Register
CCU_PARSER_CLK_EN_REG	0x0004	CCU Parser Clock Enable Register
CCU_POSTO_CLK_EN_REG	0x000C	CCU Post0 Clock Enable Register



CSIC TOP register list:

Register Name	Offset	Register Description
CSIC_TOP_EN_REG	0x0000	CSIC TOP Enable Register
CSIC_PTN_GEN_EN_REG	0x0004	CSIC Pattern Generation Enable Register
CSIC_PTN_CTRL_REG	0x0008	CSIC Pattern Control Register
CSIC_PTN_LEN_REG	0x0020	CSIC Pattern Generation Length Register
CSIC_PTN_ADDR_REG	0x0024	CSIC Pattern Generation Address Register
CSIC_PTN_ISP_SIZE_REG	0x0028	CSIC Pattern ISP Size Register
CSIC_DMA0_INPUT_SEL_REG	0x00A0	CSIC DMA0 Input Select Register
CSIC_DMA1_INPUT_SEL_REG	0x00A4	CSIC DMA1 Input Select Register
CSIC_BIST_CS_REG	0x00DC	CSIC BIST CS Register
CSIC_BIST_CONTROL_REG	0x00E0	CSIC BIST Control Register
CSIC_BIST_START_REG	0x00E4	CSIC BIST Start Register
CSIC_BIST_END_REG	0x00E8	CSIC BIST End Register
CSIC_BIST_DATA_MASK_REG	0x00EC	CSIC BIST Data Mask Register
CSIC_MBUS_REQ_MAX_REG	0x00F0	CSIC MBUS REQ MAX Register
CSIC_MULF_MOD_REG	0x0100	CSIC Multi-Frame Mode Register
CSIC_MULF_INT_REG	0x0104	CSIC Multi-Frame Interrupt Register

PARSER0 register list:

Register Name	Offset	Register Description
PRS_EN_REG	0x0000	Parser Enable Register
PRS_NCSIC_IF_CFG_REG	0x0004	Parser NCSIC Interface Configuration Register
PRS_CAP_REG	0x000C	Parser Capture Register
CSIC_PRS_SIGNAL_STA_REG	0x0010	CSIC Parser Signal Status Register
CSIC_PRS_NCSIC_BT656_HEAD_CFG_	/	CSIC Parser NCSIC BT656 Header Configuration
REG	0x0014	Register
PRS_CO_INFMT_REG	0x0024	Parser Channel_0 Input Format Register
PRS_CO_OUTPUT_HSIZE_REG	0x0028	Parser Channel_0 Output Horizontal Size
PH2_CO_OOTPO1_H312E_HEG	0X0028 1111	Register with with with
PRS_CO_OUTPUT_VSIZE_REG	0x002C	Parser Channel_0 Output Vertical Size Register
PRS_CO_INPUT_PARAO_REG	0x0030	Parser Channel_0 Input Parameter0 Register
PRS_CO_INPUT_PARA1_REG	0x0034	Parser Channel_0 Input Parameter1 Register
PRS_CO_INPUT_PARA2_REG	0x0038	Parser Channel_0 Input Parameter2 Register
PRS_CO_INPUT_PARA3_REG	0x003C	Parser Channel_0 Input Parameter3 Register
PRS_CO_INT_EN_REG	0x0040	Parser Channel_0 Interrupt Enable Register
PRS_CO_INT_STA_REG	0x0044	Parser Channel_0 Interrupt Status Register
PRS_CHO_LINE_TIME_REG	0x0048	Parser Channel_0 Line Time Register
PRS_C1_INFMT_REG	0x0124	Parser Channel_1 Input Format Register
DDC C1 OUTDUT HSIZE DEC	0x0128	Parser Channel_1 Output Horizontal Size
PRS_C1_OUTPUT_HSIZE_REG		Register
PRS_C1_OUTPUT_VSIZE_REG	0x012C	Parser Channel_1 Output Vertical Size Register



Register Name	Offset	Register Description
PRS_C1_INPUT_PARA0_REG	0x0130	Parser Channel_1 Input Parameter0 Register
PRS_C1_INPUT_PARA1_REG	0x0134	Parser Channel_1 Input Parameter1 Register
PRS_C1_INPUT_PARA2_REG	0x0138	Parser Channel_1 Input Parameter2 Register
PRS_C1_INPUT_PARA3_REG	0x013C	Parser Channel_1 Input Parameter3 Register
PRS_C1_INT_EN_REG	0x0140	Parser Channel_1 Interrupt Enable Register
PRS_C1_INT_STA_REG	0x0144	Parser Channel_1 Interrupt Status Register
PRS_CH1_LINE_TIME_REG	0x0148	Parser Channel_1 Line Time Register
PRS_C2_INFMT_REG	0x0224	Parser Channel_2 Input Format Register
PRS_C2_OUTPUT_HSIZE_REG	0x0228	Parser Channel_2 Output Horizontal Size Register
PRS_C2_OUTPUT_VSIZE_REG	0x022C	Parser Channel_2 Output Vertical Size Register
PRS_C2_INPUT_PARAO_REG	0x0230	Parser Channel_2 Input Parameter0 Register
PRS_C2_INPUT_PARA1_REG	0x0234	Parser Channel_2 Input Parameter1 Register
PRS_C2_INPUT_PARA2_REG	0x0238	Parser Channel_2 Input Parameter2 Register
PRS_C2_INPUT_PARA3_REG	0x023C	Parser Channel_2 Input Parameter3 Register
PRS_C2_INT_EN_REG	0x0240	Parser Channel_2 Interrupt Enable Register
PRS_C2_INT_STA_REG	0x0244	Parser Channel_2 Interrupt Status Register
PRS_CH2_LINE_TIME_REG	0x0248	Parser Channel_2 Line Time Register
PRS_C3_INFMT_REG	0x0324	Parser Channel_3 Input Format Register
PRS_C3_OUTPUT_HSIZE_REG	0x0328	Parser Channel_3 Output Horizontal Size Register
PRS_C3_OUTPUT_VSIZE_REG	0x032C	Parser Channel_3 Output Vertical Size Register
PRS_C3_INPUT_PARAO_REG	0x0330	Parser Channel_3 Input Parameter0 Register
PRS_C3_INPUT_PARA1_REG	0x0334	Parser Channel_3 Input Parameter1 Register
PRS_C3_INPUT_PARA2_REG	0x0338	Parser Channel_3 Input Parameter2 Register
PRS_C3_INPUT_PARA3_REG	0x033C	Parser Channel_3 Input Parameter3 Register
PRS_C3_INT_EN_REG	0x0340	Parser Channel_3 Interrupt Enable Register
PRS_C3_INT_STA_REG	0x0344	Parser Channel_3 Interrupt Status Register
PRS_CH3_LINE_TIME_REG	0x0348	Parser Channel_3 Line Time Register
CSIC_PRS_NCSIC_RX_SIGNALO_DLYADJ_REG	0x0500 1111	CSIC Parser NCSIC RX Signal O Delay Adjust Register
CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_	0x0514	CSIC Parser NCSIC RX Signal5 Delay Adjust
ADJ_REG		Register
CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_	0x0518	CSIC Parser NCSIC RX Signal6 Delay Adjust
ADJ_REG		Register

DMA0/1 register list:

_		
Register Name	Offset	Register Description
CSIC_DMA_EN_REG	0x0000	CSIC DMA Enable Register
CSIC_DMA_CFG_REG	0x0004	CSIC DMA Configuration Register
CSIC_DMA_HSIZE_REG	0x0010	CSIC DMA Horizontal Size Register
CSIC_DMA_VSIZE_REG	0x0014	CSIC DMA Vertical Size Register



Register Name	Offset	Register Description		
CSIC_DMA_F0_BUFA_REG	0x0020	CSIC DMA FIFO 0 Output Buffer-A Address		
	Kall, Wilcall,	Register Wall West		
CSIC DAMA EO DIJEA DESIJIT DEG	0x0024	CSIC DMA FIFO 0 Output Buffer-A Address		
CSIC_DMA_F0_BUFA_RESULT_REG	UXUU24	Result Register		
CSIC_DMA_F1_BUFA_REG	0x0028	CSIC DMA FIFO 1 Output Buffer-A Address		
		Register		
CSIC DMA E1 DUEA DESUIT DEC	0x002C	CSIC DMA FIFO 1 Output Buffer-A Address		
CSIC_DMA_F1_BUFA_RESULT_REG	UXUU2C	Result Register		
CSIC_DMA_F2_BUFA_REG	0x0030	CSIC DMA FIFO 2 Output Buffer-A Address		
		Register		
CSIC DMA E1 BUEA DESUIT DEG	0x0034	CSIC DMA FIFO 2 Output Buffer-A Address		
CSIC_DMA_F1_BUFA_RESULT_REG	0x0034	Result Register		
CSIC_DMA_BUF_LEN_REG	0x0038	CSIC DMA Buffer Length Register		
CSIC_DMA_FLIP_SIZE_REG	0x003C	CSIC DMA Flip Size Register		
CSIC_DMA_VI_TO_THO_REG	0x0040	CSIC DMA Video Input Timeout Threshold0		
CSIC DIVIA_VITO_THO_REG	0X0040	Register		
CSIC_DMA_VI_TO_TH1_REG	0x0044	CSIC DMA Video Input Timeout Threshold1		
CSIC_DIVIA_VI_TO_TTII_REG	0,0044	Register		
CSIC_DMA_VI_TO_CNT_VAL_REG	0x0048	CSIC DMA Video Input Timeout Counter Value		
CSIC_DIVIA_VI_TO_CIVI_VAL_ILLU	0x0048	Register		
CSIC_DMA_CAP_STA_REG	0x004C	CSIC DMA Capture Status Register		
CSIC_DMA_INT_EN_REG	0x0050	CSIC DMA Interrupt Enable Register		
CSIC_DMA_INT_STA_REG	0x0054	CSIC DMA Interrupt Status Register		
CSIC_DMA_LINE_CNT_REG	0x0058	CSIC DMA LINE Counter Register		
CSIC_DMA_FRM_CNT_REG	0x005C	CSIC DMA Frame Counter Register		
CSIC_DMA_FRM_CLK_CNT_REG	0x0060	CSIC DMA Frame Clock Counter Register		
CSIC_DMA_ACC_ITNL_CLK_CNT_REG	0x0064	CSIC DMA Accumulated And Internal Clock		
	/	Counter Register		
CSIC_DMA_FIFO_STAT_REG	0x0068	CSIC DMA FIFO Statistic Register		
CSIC_DMA_FIFO_THRS_REG	0x006C	CSIC DMA FIFO Threshold Register		
CSIC_DMA_PCLK_STAT_REG	0x0070	CSIC DMA PCLK Statistic Register		
CSIC_DMA_BUF_ADDR_FIFOO_ENTR	0x0080	CSIC DMA BUF Address FIFO0 Entry Register		
Y_REG				
CSIC_DMA_BUF_ADDR_FIFO1_ENTR	0x0084	CSIC DMA BUF Address FIFO1 Entry Register		
Y_REG				
CSIC_DMA_BUF_ADDR_FIFO2_ENTR	0x0088	CSIC DMA BUF Address FIFO2 Entry Register		
Y_REG				
CSIC_DMA_BUF_TH_REG	0x008C	CSIC DMA BUF Threshold Register		
CSIC_DMA_BUF_ADDR_FIFO_CON_R	0x0090	CSIC DMA BUF Address FIFO Content Register		
EG				
CSIC_DMA_STORED_FRM_CNT_REG	0x0094	CSIC DMA Stored Frame Counter Register		
CSIC_FEATURE_REG	0x01F4	CSIC DMA Feature List Register		

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



6.1.5 CCU Register Description

in legel

MYCAR

Mycar

MYC8L

6.1.5.1 0x0000 CCU Clock Mode Register(Default Value:0x8000_0000)

Offset:	Offset: 0x0000		Register Name: CCU_CLK_MODE_REG
Bit	Bit Read/Write Default/Hex		Description
			CCU_CLK_GATING_DISABLE
31	R/W	0x1	0: CCU Clock Gating Registers(0x0004~0x0010) effect
			1: CCU Clock Gating Registers(0x0004~0x0010) not effect
30:0	/	/	

6.1.5.2 0x0004 CCU Parser Clock Enable Register(Default Value:0x0000_0000)

Offset:	: 0x0004	My My	Register Name: CCU_PARSER_CLK_EN_REG
Bit	Read/Write	Default/Hex	Description
31:1	1	/	/
			MCSI_PARSERO_CLK_ENABLE
0	R/W	0x0	0: CSI Parser0 clock disable
			1: CSI Parser0 clock enable

6.1.5.3 0x000C CCU Post0 Clock Enable Register(Default Value:0x0000_0000)

Offset:	Offset: 0x000C		Register Name: CCU_POSTO_CLK_EN_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	1	/
encar.	"Mcgli	itycan ity	MCSI_POSTO_CLK_ENABLE
16	R/W	0x0	0: POSTO clock disable
			1: POST0 clock enable
15:2	1	/	/
			MCSI_BK1_CLK_ENABLE
1	R/W	0x0	0: BK1 clock disable
			1: BK1 clock enable, when MCSI_POST0_CLK_ENABLE is 1
			MCSI_BKO_CLK_ENABLE
0	R/W	0x0	0: BKO clock disable
			1: BKO clock enable, when MCSI_POSTO_CLK_ENABLE is 1

5



6.1.6 CSIC Top Register Description

6.1.6.1 0x0000 CSIC TOP Enable Register (Default Value:0x0000_0000)

Offset: 0x0000			Register Name: CSIC_TOP_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	1
			BIST_MODE_EN
2	R/W	0x0	0: Closed
			1: EN BIST TEST
1	/	/	1
			CSIC_TOP_EN
0	R/W	0x0	0: Reset and disable the CSIC module
		1	1: Enable the CSIC module

6.1.6.2 0x0004 CSIC Pattern Generation Enable Register (Default Value:0x0000_0000)

Offset:	Offset: 0x0004		Register Name: CSIC_PTN_GEN_EN_REG
Bit	Read/Write	Default/Hex	Description
31:24	1	/	1
			PTN_CYCLE
23:16	R/W	0x0	Pattern generating cycle counter.
23.10	IV VV	OXO	The pattern in dram will be generated in cycles of
			PTN_CYCLE+1.
15:5	/	1	/
			PTN_START
		/	CSIC Pattern Generating Start
			0: Finish
4	R/WAC	0x0	other: Start
WACSI.	"WACSI	MCSI. IMCS	Software write this bit to "1" to start pattern generating from
31	10	74.	DRAM. When finished, the hardware will clear this bit to "0"
			automatically. Generating cycles depends on PTN_CYCLE.
3:1	/	/	/
0 0.4	0x0	PTN_GEN_EN	
0	R/W	UXU	Pattern Generation Enable

6.1.6.3 0x0008 CSIC Pattern Control Register (Default Value:0x0000_000F)

Offset: 0x0008			Register Name: CSIC_PTN_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:26	/	/	1

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

506



Offset:	0x0008		Register Name: CSIC_PTN_CTRL_REG
Bit	Read/Write	Default/Hex	Description
KACSI.	MyCal.	Mycor Myco	PTN_PORT_SEL NOT NOT NOT
25.24	R/W	1,	Pattern Generator output port selection
25:24	R/VV	0x0	010:NCSIC0
			others:reserved
23:22	/	/	1
			PTN_GEN_DATA_WIDTH
			00:8-bit
21:20	R/W	0x0	01:10-bit
			10:12-bit
			11:reserved
		64	PTN_MODE
		1-7	Pattern mode selection
			0000~0011:reserved
			0100:NCSIC YUV 8 bits width
nycan	ACSIT	Mest. Mes	0101:NCSIC YUV 16 bits width
ic.	Me.	M. M.	0110:reserved
			0111:reserved
19:16	R/W	0x0	1000:BT656 8 bits width
			1001:BT656 16 bits width
			1010:reserved
			1011:reserved
- 4		PO. 1	1100:BAYER 12 bits for ISPFE
			1101:UYVY422 12 bits for ISPFE
			1110:UYVY420 12 bits for ISPFE
			1111:reserved
15:10	1	/	/
9:8	R/W	0x0	PTN_GEN_CLK_DIV
3.0	, ••	JAO /	Packet generator clock divider

6.1.6.4 0x0020 CSIC Pattern Generation Length Register (Default Value:0x0000_0000)

0xF

Offset:	0x0020		Register Name: CSIC_PTN_LEN_REG
Bit	Read/Write	Default/Hex	Description
21.0	31:0 R/W 0x0	0.0	PTN_LEN
31.0		The pattern length in byte when generating pattern.	

PTN_GEN_DLY

PTN_GEN_DLY

Clocks delayed before pattern generating start.

7:0

R/W



6.1.6.5 0x0024 CSIC Pattern Generation Address Register (Default Value:0x0000_0000)

7.	Offset:	0x0024	West Wes	Register Name: CSIC_PTN_ADDR_REG	Acst
10	Bit	Read/Write	Default/Hex	Description	
Ī	31:0	R/W	0x0	PTN_ADDR	
	31.0	r/ vv	UXU	The pattern DRAM address when generating pattern.	

6.1.6.6 0x0028 CSIC Pattern ISP Size Register (Default Value:0x0000_0000)

Offset: 0x0028			Register Name: CSIC_PTN_ISP_SIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	1	1
20.16	5/14/		Height
28:16	R/W	0x0	Vertical size, only valid for ISP mode pattern generation.
15:13	1/10/	1.0	
12.0	R/W	MAN WHAT	Width with with with
12:0	K/ W	0x0	Horizontal size, only valid for ISP mode pattern generation.

6.1.6.7 0x00A0 CSIC DMA0 Input Select Register (Default Value:0x0000_0000)

Offset: 0	x00A0		Register Name: CSIC_DMA0_INPUT_SEL_REG
Bit	Read/Write	Default/Hex	Description
31:4	1	1	/
			DMA0 Input Select
	R/W		0000: input from ISP0 CH0
3:0			0001: input from ISP0 CH1
			0010: input from ISP0 CH2
Mest	"WACSI	mycan inyca	0011: input from ISPQ CH3
	3	3	Others: Reserved

6.1.6.8 0x00A4 CSIC DMA1 Input Select Register (Default Value:0x0000_0000)

Offset: 0x00A4			Register Name: CSIC_DMA1_INPUT_SEL_REG
Bit	Bit Read/Write Default/Hex		Description
31:4	/	/	/
			DMA1 Input Select
3:0	R/W	0.0	0000: input from ISP0 CH0 0001: input from ISP0 CH1
3.0	K/VV	0x0	
			0010: input from ISP0 CH2







	Offset: 0x00A4			Register Name: CSIC_DMA1	_INPUT_SEL	_REG	
	Bit	Read/Write	Default/Hex	Description	^	^	>
10.	WACSI.	NI Jest	Wage Myles	0011: input from ISPO CH3 Others: Reserved	Why Car.	Whytest	MYCSI

6.1.6.9 0x00DC CSIC BIST CS Register (Default Value:0x0000_0000)

Offset: 0x00DC			Register Name: CSIC_BIST_CS_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	
2:0	R/W	0x0	BIST_CS 000: Set when BK0 memory bist 001: Set when BK1 memory bist
			Others: Reserved

6.1.6.10 0x00E0 CSIC BIST Control Register (Default Value:0x0000_0200)

x00E0		Register Name: CSIC_BIST_CTRL_REG
Read/Write	Default/Hex	Description
1	/	/
		BIST_ERR_STA
D	0v0	BIST Error Status
N.	OXO	0: No effect
		1: Error
D	0v0	BIST_ERR_PAT
N	UXU	BIST Error Pattern
D	0.0	BIST_ERR_CYC
V Acsi		BIST Error Cycle 1140 1140 1140 1140
R	0x1	BIST_STOP
		BIST STOP
		0: Running
		1: Stop
	0x0	BIST_BUSY
R		BIST Busy
IX.		0: Idle
		1: Busy
R/\/	0x0	BIST_REG_SEL
IN/ VV	UXU	BIST REG select
R /\//	0v0	BIST_ADDR_Mode_SEL
11/ VV	0.00	BIST Address Mode Select
R/W	0x0	BIST_WDATA_PAT
	Read/Write / R R R R R R R R MW	Read/Write Default/Hex / R



Offset :0x00E0			Register Name: CSIC_BIST_CTRL_REG
Bit	Read/Write	Default/Hex	Description
Mest	.itycat.	William Miles	BIST Write Data Pattern
	70		000: 0x00000000
			001: 0x5555555
			010: 0x33333333
			011: 0x0F0F0F0F
			100: 0x00FF00FF
			101: 0x0000FFFF
			others: Reserved
			BIST_EN
0	R/W	0x0	BIST Enable
		6	A positive will trigger the BIST to start.

6,1.6.11 0x00E4 CSIC BIST Start Address Register (Default Value:0x0000_0000)

10.	'b.	4. 14.	The the the the
Offset :0x00E4			Register Name: CSIC_BIST_START_ADDR_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	BIST Start Address
31.0	K/VV	UXU	BIST Start Address. It is 32-bit aligned.

6.1.6.12 0x00E8 CSIC BIST End Address Register (Default Value:0x0000_0000)

Offset :0x00E8			Register Name: CSIC_BIST_END_ADDR_REG
Bit	Read/Write	Default/Hex	Description
21.0	R/W	0.40	BIST END Address
31:0	r/ vv	0x0	BIST END Address. It is 32-bit aligned.

6.1.6.13 0x00EC CSIC BIST Data Mask Register (Default Value:0x0000_0000)

Offset	:0x00EC		Register Name: CSIC_BIST_DATA_MASK_REG
Bit	Read/Write	Default/Hex	Description
			BIST_DATA_MASK
21.0	D/M	0.40	BIST Data Mask
31:0	R/W	0x0	0: Unmask
			1: Mask



6.1.6.14 0x00F0 CSIC MBUS REQ MAX Register (Default Value:0x000F_0F0F)

Offset: 0x00F0			Register Name: CSIC_MBUS_REQ_MAX_REG
Bit	Read/Write	Default/Hex	Description
31:5	/	/	1
			MCSI_MEM_REQ_MAX
4:0	R/W	0x0F	Maximum of request commands for the master granted in
			MCSI_MEM arbiter is N+1.

6.1.6.15 0x0100 CSIC Multi-Frame Mode Register (Default Value:0x0000_0000)

Offset: 0x0100			Register Name: CSIC_MULF_MOD_REG
Bit	Read/Write	Default/Hex	Description
31:24	R	0x0	MULF_STATUS
23:16	1		
15:8	R/W	0x0 ///	MULF_CS() IN IN IN IN
7:1	1	/	1
0	R/W	0x0	MULF_EN

6.1.6.16 0x0104 CSIC Multi-Frame Interrupt Register (Default Value:0x0000_0000)

Offset: 0x0104			Register Name: CSIC_MULF_INT_REG		
Bit	Read/Write	Default/Hex	Description		
31:18	1	/	1/		
17	R/W1C	0x0	MULF_ERR_PD		
16	R/W1C	0x0	MULF_DONE_PD		
15:2	/	/	/		
125	R/W	0x0	MULF_ERR_EN SE SEE SEE		
0	R/W	0x0	MULF_DONE_EN		

6.1.7 Parser Register Description

6.1.7.1 0x0000 Parser Enable Register (Default Value:0x0000_0000)

Offset: 0x0000			Register Name: PRS_EN_REG
Bit	Read/Write	Default/Hex	Description
31:17	/	/	/
16	D /\A/	0x0	NCSIC_EN
16	R/W		0: Reset and disable the NCSIC module



Offset	: 0x0000		Register Name: PRS_EN_REG
Bit	Read/Write	Default/Hex	Description
WACSI.	.HZah.	Mest.	1: Enable the NCSIC module
	Jo.	20, 10,	PCLK_EN
15	R/W	0x0	0: Gate pclk input
			1: Enable pclk input
14:3	/	/	1
			PRS_CH_MODE
			0: Parser output channel 0–3 corresponding from input channel
2	R/W	0x0	0–3
			1: Parser output channel 0–3 all from input channel 0 (MIPI
			SEHDR)
		63	PRS_MODE
1	R/W	0x0	0: Reserved
			1: MCSI
			PRS_EN
03/	R/W	0x0	0: Reset and disable the parser module
E.,	"ILL	M., M.	1. Fnable the parser module

6.1.7.2 0x0004 Parser NCSIC Interface Configuration Register (Default Value:0x0105_0080)

Offset: 0x0004			Register Name: PRS_NCSI_IF_CFG_REG
Bit	Read/Write	Default/Hex	Description
			YUV420_LINE_ORDER
31	R/W	0x0	0: YUV420 input in Y-YC-Y-YC Line Order
			1: YUV420 input in YC-Y-YC-Y Line Order
30:28	/	1	1
			FIELD_DT_PCLK_SHIFT
27:24	R/W	0x1	Only for vsync detected field mode, the odd field permitted pclk
Wign	"WACOIL	"HACOL	shift = 4* FIELD_DT_PCLK_SHIFT
		de	Source type
23:20	R/W	0x0	Bit 20–23 corresponding to the SRC_TYPEs for channel0–3
23.20			0: Progressed
			1: Interlaced
	R/W	0x0	FIELD
			Field polarity (For YUV HV timing)
			0: negative (field=0 indicates odd, field=1 indicates even)
19			1: positive (field=1 indicates odd, field=0 indicates even)
			Field sequence (For BT656 timing)
			0: Normal sequence (field 0 first)
			1: Inverse sequence (field 1 first)
18	R/W	0x1	VREF_POL
10			Vref polarity



Offset:	0x0004		Register Name: PRS_NCSI_IF_CFG_REG
Bit	Read/Write	Default/Hex	Description
Meal	in year	My Safe	O: negative of war war was a second of the s
	N,	y, y,	1: positive
			This register is not applied to CCIR656 interface.
			HERF_POL
			Href polarity
17	R/W	0x0	0: negative
			1: positive
			This register is not applied to CCIR656 interface.
Ì			CLK_POL
16	R/W	0x1	Data clock type
10	I IV VV	OXI	0: active in rising edge
		1	1: active in falling edge
			Field_DT_MODE (only valid when CSI_IF is YUV and source type
			is interlaced)
15:14	R/W ^{Carr}	0x0	ூ00: by both field and vsync
(13.14	11/1/14	No M	01: by field
			10: by vsync
			11: reserved
			DDR_SAMPLE_MODE_EN
13	R/W	0x0	0: disable
			1: enable
		rea l	SEQ_8PLUS2
			When select IF_DATA_WIDTH to be 8+2bit, odd/even pixel byte
			at CSI-D[11:4] will be rearranged to D[11:2]+2'b0 at the actual
12:11	R/W	0x0	CSI data bus according to these sequences:
	.,		00: 6'bx+D[9:8], D[7:0]
			01: D[9:2], 6'bx+D[1:0]
			10: D[7:0], D[9:8]+6'bx
1020	1621	1021	11: D[7:0], 6'bx+D[9:8]
les.	Mes	My My	IF_DATA_WIDTH WITH WITH WITH
			000: 8 bit data bus
	- 6		001: 10 bit data bus
10:8	R/W	0x0	010: 12 bit data bus
			011: 8+2bit data bus
			100: 2x8bit data bus
			Others: Reserved
			INPUT_SEQ
			Input data sequence, only valid for YUV422 and YUV420 input
7:6	R/W	0x2	format.
ſ			All data interleaved in one channel:
İ			
	1		00: YUYV



Offset: 0x0004			Register Name: PRS_NCSI_IF_CFG_REG
Bit	Read/Write	Default/Hex	Description
WACSU	ultycolt	My Mil	10: UYVY
			11: VYUY
			Y and UV in separated channel:
			x0: UV
			x1: VU
5	/	/	1
			CSI_IF
			YUV (separate syncs):
		6	00000: RAW or YUV420/YUYV422 (each cycle one component
		17	input)
			Others: Reserved
4:0	R/W	0x0	
Near	JE217	rear.	CCIR656 (embedded syncs):
ius I	rice	Mes Mes	00100: BT656 1 channel
			01100: BT656 2 channels (All data interleaved in one data bus)
			01110: BT656 4 channels (All data interleaved in one data bus)
			Others: Reserved

6.1.7.3 0x000C Parser Capture Register (Default Value:0x0000_0000)

Offset:	0x000C		Register Name: PRS_CAP_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/
			CH3_FPS_DS
	0		Fps down sample
West,	1045311	WHOSE WHY	0: no down sample wall was said with wall
W.	u,	h, h,	1: 1/2 fps, only receives the first frame every 2 frames
29:26	R/W	0x0	2: 1/3 fps, only receives the first frame every 3 frames
			3: 1/4 fps, only receives the first frame every 4 frames
			4: 1/5 fps, only receives the first frame every 4 frames
			15: 1/16 fps, only receives the first frame every 16 frames
			CH3_VCAP_ON
			Video capture control: Capture the video image data stream on
			channel 3.
25	R/W	0x0	0: Disable video capture
			If video capture is in progress, the CSI stops capturing image data
			at the end of the current frame, and all of the current frame data
			is written to output FIFO.



Offset:	0x000C		Register Name: PRS_CAP_REG
Bit	Bit Read/Write Default/Hex		Description
Wheat.	Wy Col.	Mylest My	1: Enable video capture
			The CSI starts capturing image data at the start of the next
			frame.
			CH3_SCAP_ON
			Still capture control: Capture a single still image frame on
			channel 3.
24	RC/W	0x0	0: Disable still capture
24	RC/W	UXU	1: Enable still capture
			The CSI module starts capturing image data at the start of the
		6	next frame. The CSI module captures only one frame of image
		1-1	data. This bit is self cleared and always reads as a 0.
13:12	1	1	1
			CH2_FPS_DS
Near	, vcarr	year	Fps down sample
ic.	Miles	M. M.	0: no down sample
			1: 1/2 fps, only receives the first frame every 2 frames
21:18	R/W	0x0	2: 1/3 fps, only receives the first frame every 3 frames
			3: 1/4 fps, only receives the first frame every 4 frames
			4: 1/5 fps, only receives the first frame every 4 frames
			15: 1/16 fps, only receives the first frame every 16 frames
			CH2_VCAP_ON
			Video capture control: Capture the video image data stream on
			channel 2.
			0: Disable video capture
		/	If video capture is in progress, the CSI stops capturing image data
17	R/W	0x0	at the end of the current frame, and all of the current frame data
Call	Ta _D ,	782	is written to output FIFO.
July .	while	Which My	the thin the thing the
1			1: Enable video capture
			The CSI starts capturing image data at the start of the next
			frame.
			CH2_SCAP_ON
			Still capture control: Capture a single still image frame on
			channel 2.
16	RC/W	0x0	0: Disable still capture
	•		1: Enable still capture
			The CSI module starts capturing image data at the start of the
			next frame. The CSI module captures only one frame of image
	,	,	data. This bit is self cleared and always reads as a 0.
15:14	/	/	/



516



Offset: 0x000C			Register Name: PRS_CAP_REG
Bit	Read/Write	Default/Hex	Description
K. N. S.	"HAEST.		If video capture is in progress, the CSI stops capturing image data at the end of the current frame, and all of the current frame data is written to output FIFO. 1: Enable video capture
			The CSI starts capturing image data at the start of the next frame.
			CHO_SCAP_ON Still capture control: Capture a single still image frame on
			channel 0.
0	RC/W	0x0	0: Disable still capture. 1: Enable still capture
		31,	The CSI module starts capturing image data at the start of the next frame. The CSI module captures only one frame of image
Call	1631	Lean.	data. This bit is self cleared and always reads as a 0.

6.1.7.4 0x0010 Parser Signal Status Register (Default Value:0x0000_0000)

Offset: 0x0010			Register Name: CSIC_PRS_SIGNAL_STA_REG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	1
			PCLK_STA
24	R	0x0	Indicates the pclk status
24			0: low
			1: high
			DATA_STA
23:0	R WHYCE'S	0x0.	Indicates the Dn status (n=0–23), MSB for D23, LSB for D0
			0: low well was well was made
			1: high

6.1.7.5 0x0014 Parser NCSIC BT656 Header Configuration Register (Default Value:0x0302_0100)

Offset: 0x0014			Register Name: CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/
			CH3_ID
27:24	R/W	0x3	The low 4-bit of BT656 header for channel 3
			Only valid in BT656 multi-channel mode
23:20	/	/	/



Offset: 0	0x0014		Register Name: CSIC_PRS_NCSIC_BT656_HEAD_CFG_REG
Bit	Read/Write	Default/Hex	Description
Mest.	in year.	"HACSI"	CH2_ID_M ²⁰¹ MH ²⁰¹ MH ²⁰¹ MH ²⁰¹
19:16	R/W	0x2	The low 4-bit of BT656 header for channel 2
			Only valid in BT656 multi-channel mode
15:12	/	/	1
			CH1_ID
11:8	R/W	0x1	The low 4-bit of BT656 header for channel 1
			Only valid in BT656 multi-channel mode
7:4	1	/	1
			CHO_ID
3:0	R/W	0x0	The low 4-bit of BT656 header for channel 0
			Only valid in BT656 multi-channel mode

6.1.7.6 0x0024 Parser Channel_0 Input Format Register (Default Value:0x0000_0003)

Offset: 0x0024			Register Name: PRS_CH0_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	1	1	1
			INPUT_FMT
	R/W	0x3	Input data format
			0000: RAW stream
3:0			0001: reserved
			0010: reserved
			0011: YUV422
			0100: YUV420
			Others: reserved

6.1.7.7 0x0028 Parser Channel_0 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0028			Register Name: PRS_CH0_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	
28:16	R/W	0x500	HOR_LEN
	,		Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	/
12:0	R/W	0x0	HOR_START
	.,		Horizontal pixel unit start. Pixel is valid from this pixel.



6.1.7.8 0x002C Parser Channel_0 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x002C			Register Name: PRS_CHO_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	1
20:46	D/M	0.200	VER_LEN
28:16	R/W	0x2D0	Valid line number of a frame.
15:13	/	/	1
12.0	D/M	0.0	VER_START
12:0	R/W	0x0	Vertical line start. data is valid from this line.

6.1.7.9 0x003C Parser Channel_0 Input Parameter0 Register (Default Value:0x0000_0000)

Offset:	0x0030		Register Name: PRS_CH0_INPUT_PARA0_REG
Bit	Read/Write	Default/Hex	Description
31:1	1 1/1/10	Med Med	The thing this this
			INPUT_SRC_TYPE
0	R	0x0	0: Progress
			1: Interlace

6.1.7.10 0x0034 Parser Channel_0 Input Parameter1 Register (Default Value:0x0000_0000)

Offset: 0x0034			Register Name: PRS_CHO_INPUT_PARA1_REG
Bit	Read/Write	Default/Hex	Description
31:30	1	1	
29:16	R	0x0	INPUT_VT
29.16	r.	UXU	INPUT_VT = INPUT_VB+INPUT_Y
15:14	1 year	1 year	A The The The The
12.0	Mes	M(1)	INPUT_HT M' M' M'
13:0	R	0x0	INPUT_HT = INPUT_HB+INPUT_X

6.1.7.11 0x0038 Parser Channel_0 Input Parameter2 Register (Default Value:0x0000_0000)

Offset: 0x0038			Register Name: PRS_CH0_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VB
15:14	/	/	/
13:0	R	0x0	INPUT_HB



6.1.7.12 0x003C Parser Channel_0 Input Parameter3 Register (Default Value:0x0000_0000)

Offset: 0x003C			Register Name: PRS_CH0_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	1
29:16	R	0x0	INPUT_Y
15:14	/	/	
13:0	R	0x0	INPUT_X

6.1.7.13 0x0040 Parser Channel_0 Interrupt Enable Register (Default Value:0x0000_0000)

Offset:	0x0040		Register Name: PRS_CHO_INT_EN_REG
Bit	Read/Write	Default/Hex	Description S
31:3	1 1/1/2	AR MA	I my my my my
			MUL_ERR_INT_EN
2	R/W	0x0	Multi-channel writing error
2	K/ VV		Indicates error has been detected for writing data to a wrong
			channel.
		1	INPUT_PARA1_INT_EN
1	R/W	0x0	0: disable
			1: enable
			INPUT_PARAO_INT_EN
0	R/W	0x0	0: disable
			1: enable

6.1.7.14 0x0044 Parser Channel_0 Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0044			Register Name: PRS_CHO_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	D/M1C	0.40	MUL_ERR_PD
2 1	R/W1C	0x0	Multi-channel writing error
	R/W1C	0x0	INPUT_SRC_PD1
1			When the parser input parameter0 register update, this flag set
			to 1. Write 1 to clear.
	R/W1C	0x0	INPUT_SRC_PD0
0			When the parser input parameter1 register, parser input
			parameter2 register or parser input parameter3 register update,
			this flag set to 1. Write 1 to clear.



6.1.7.15 0x0048 Parser Channel_0 Line Time Register (Default Value:0x0000_0000)

Offset: 0x0048			Register Name: PRS_CH0_LINE_TIME_REG
Bit	Bit Read/Write Default/Hex		Description
			PRS_CHO_HBLK_TIME
31:16	RO	0x0	Time of H Blanking when vsync is valid
			The unit is csi_top_clk cycle
			PRS_CHO_HSYN_TIME
15:0	RO	0x0	Time of H SYNC when vsync is valid
			The unit is csi_top_clk cycle

6.1.7.16 0x0124 Parser Channel_1 Input Format Register (Default Value:0x0000_0003)

Offset	: 0x0124	inde inde	Register Name: PRS_CH1_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	1	1	1
			INPUT_FMT
		0x3	Input data format
			0000: RAW stream
3:0	R/W		0001: reserved
3.0			0010: reserved
			0011: YUV422
			0100: YUV420
		/	Others: reserved

6.1.7.17 0x0128 Parser Channel_1 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0128			Register Name: PRS_CH1_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
28:16 R/W	D /\A/	0x500	HOR_LEN
	K/ VV		Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	/
12:0 R/W	D /\A/	0x0	HOR_START
	r/vv		Horizontal pixel unit start. Pixel is valid from this pixel.

NH YC'C







6.1.7.18 0x012C Parser Channel_1 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset:	0x012C	11/C8/1 11/C8	Register Name: PRS_CH1_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	1
20,16	D /\A/	0×240	VER_LEN
28:16	R/W	0x2d0	Valid line number of a frame.
15:13	/	/	1
			VER_START
12:0	R/W	0x0	Vertical line start.
			Data is valid from this line.

6.1.7.19 0x0130 Parser Channel_1 Input Parameter0 Register (Default Value:0x0000_0000)

Offset:	0x0130	Register Name: PF	RS_CH1_IN	NPUT_PARA	O_REG	-20	
Bit	Read/Write	Default/Hex	Description	MYC	nk ye	nky	NYS
31:1	/	/	/				
			INPUT_SRC_TYPE	4			
0	R	0x0	0: Progress				
			1: Interlace	1			

6.1.7.20 0x0134 Parser Channel_1 Input Parameter1 Register (Default Value:0x0000_0000)

Offset:	Offset: 0x0134		Register Name: PRS_CH1_INPUT_PARA1_REG	
Bit	Read/Write	Default/Hex Description		
31:30	/	/	/	
20.16	0	0x0	INPUT_VT	
29:16	R		INPUT_VT=INPUT_VB+INPUT_Y &	
15:14	1 1/10	XIL. MIL.	1 mg, mg, mg, mg, mg,	
12.0	R	0x0	INPUT_HT	
13:0 R	n		INPUT_HT = INPUT_HB+INPUT_X	

6.1.7.21 0x0138 Parser Channel_1 Input Parameter2 Register (Default Value:0x0000_0000)

Offset: 0x0138			Register Name: PRS_CH1_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VB
15:14	/	/	/



Offset: 0x0138			Register Name	: PRS_CH1_IN	PUT_PARA2	_REG	
Bit	Read/Write	Default/Hex	Description	^	^	^	
13:0	R WCall	0×0	INPUT_HB	Mest	"WACSIL	in year.	"MCSI.

6.1.7.22 0x013C Parser Channel_1 Input Parameter3 Register (Default Value:0x0000_0000)

Offset: 0x013C			Register Name: PRS_CH1_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	
29:16	R	0x0	INPUT_Y
15:14	/	1	1
13:0	R	0x0	INPUT_X

6.1.7.23 0x0140 Parser Channel_1 Interrupt Enable Register (Default Value:0x0000_0000)

Offset: 0x0140			Register Name: PRS_CH1_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	1	/	1
			MUL_ERR_INT_EN
2	D //A/	00	Multi-channel writing error
	R/W	0x0	Indicates error has been detected for writing data to a wrong
			channel.
			INPUT_PARA1_INT_EN
1	R/W	0x0	0: Disable
			1: Enable
			INPUT_PARAO_INT_EN
0	R/W	0x0	0: Disable
Mican	"HACSI"	"HACSI	1: Enables Hotel

6.1.7.24 0x0144 Parser Channel_1 Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0144			Register Name: PRS_CH1_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
2	2 2/14/4.6		MUL_ERR_PD
2 R/W1C	0x0	Multi-channel writing error	
			INPUT_SRC_PD1
1 R/W1C	R/W1C	0x0	When the parser input parameter0 register update, this flag is
			set to 1. Write 1 to clear.



Offset: 0x0144			Register Name: PRS_CH1_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
M Volt	R/W1C	NHACEL WHACE	INPUT_SRC_PD0 When the parser input parameter1 register, parser input
	.,		parameter2 register or parser input parameter3 register update, this flag is set to 1. Write 1 to clear.

6.1.7.25 0x0148 Parser Channel_1 Line Time Register (Default Value:0x0000_0000)

Offset: 0x0148			Register Name: PRS_CH1_LINE_TIME_REG
Bit	Read/Write	Default/Hex	Description
		CA	PRS_CH1_HBLK_TIME
31:16	RO	0x0	Time of H Blanking when vsync is valid
			The unit is csi_top_clk cycle.
200	The	Car St	PRS_CH1_HSYN_TIME
15:0	RON	0x0 111110	Time of H SYNC when vsync is valid
			The unit is csi_top_clk cycle.

6.1.7.26 0x0224 Parser Channel_2 Input Format Register (Default Value:0x0000_0003)

Offset:	0x0224		Register Name: PRS_CH2_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	1	1	/
			INPUT_FMT
	R/W		Input data format
			0000: RAW stream
2.0		0.43	0001: reserved
3:0		0x3	0010: reserved
Med and			0011: YUV422 11 ¹³ 11 ¹³ 11 ¹³ 11 ¹³
			0100: YUV420
			Others: reserved

6.1.7.27 0x0228 Parser Channel_2 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0228			Register Name: PRS_CH2_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	/
20.16	R/W	0x500	HOR_LEN
28:16			Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	/



Offset: 0x0228			Register Name: PRS_CH2_OUTPUT_HSIZE_REG	
Bit	Read/Write	Default/Hex	Description	
12:0	R/W	0x0 M	HOR_START Horizontal pixel unit start. Pixel is valid from this pixel.	"LACSI"

6.1.7.28 0x022C Parser Channel_2 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x022C			Register Name: PRS_CH2_OUTPUT_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	X
28:16	R/W	0x2D0	VER_LEN Valid line number of a frame.
15:13	/	/	/
12:0	R/W	0x0	VER_START Vertical line start. Data is valid from this line.

6.1.7.29 0x0230 Parser Channel_2 Input Parameter0 Register (Default Value:0x0000_0000)

Offset: 0x0230			Register Name: PRS_CH2_INPUT_PARA0_REG
Bit	Read/Write	Default/Hex	Description
31:1	1	/	
			INPUT_SRC_TYPE
0	R	0x0	0:Progress
			1:Interlace

6.1.7.30 0x0234 Parser Channel_2 Input Parameter1 Register (Default Value:0x0000_0000)

Offset:	0x0234	To A	Register Name: PRS_CH2_INPUT_PARA1_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VT
29.10			INPUT_VT = INPUT_VB+INPUT_Y
15:14	/	/	/
12.0	R	0x0	INPUT_HT
13:0			INPUT_HT = INPUT_HB+INPUT_X



6.1.7.31 0x0238 Parser Channel_2 Input Parameter2 Register (Default Value:0x0000_0000)

Offset:	0x0238	ingott ingo	Register Name: PRS_CH2_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	1
29:16	R	0x0	INPUT_VB
15:14	/	/	1
13:0	R	0x0	INPUT_HB

6.1.7.32 0x023C Parser Channel_2 Input Parameter3 Register (Default Value:0x0000_0000)

Offset:	0x023C		Register Name: PRS_CH2_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
31:30	1	1	1
29:16	R	0x0	INPUT_Y & &
15:14	1 with	Will Will	The thin this this I
13:0	R	0x0	INPUT_X

6.1.7.33 0x0240 Parser Channel_2 Interrupt Enable Register (Default Value:0x0000_0000)

C	Offset: 0x0240			Register Name: PRS_CH2_INT_EN_REG
E	Bit	Read/Write	Default/Hex	Description
3	31:3	/	/	/
				MUL_ERR_INT_EN
2		R/W	0.40	Multi-channel writing error
4		K/ W	0x0	Indicates error has been detected for writing data to a wrong
1				channel.
4	281	Jesh Jesh	OXO WHYCO	INPUT_PARA1_INT_EN
1 1		R/W	OxO oxio	0: disable
				1: enable
	0	R/W	0x0	INPUT_PARAO_INT_EN
(0: disable
				1: enable

6.1.7.34 0x0244 Parser Channel_2 Interrupt Status Register (Default Value:0x0000_0000)

Offset	: 0x0244		Register Name: PRS_CH2_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/





Offse	t: 0x0244		Register Name: PRS_CH2_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
1, 1, Call	R/W1C	0x0	MUL_ERR_PD MICE MICE MICE
31	., 4, 10	800 20	Multi-channel writing error
		0x0	INPUT_SRC_PD1
1	R/W1C		When the parser input parameter0 register update, this flag set
			to 1. Write 1 to clear.
		0x0	INPUT_SRC_PD0
0	R/W1C		When the parser input parameter1 register, parser input
	.,		parameter2 register or parser input parameter3 register update,
			this flag set to 1. Write 1 to clear.

6.1.7.35 0x0248 Parser Channel_2 Line Time Register (Default Value:0x0000_0000)

Offset:	0x0248	Carlo	Register Name: PRS_CH2_LINE_TIME_REG	20
Bit	Read/Write	Default/Hex	Description and and and	,0
			PRS_CH2_HBLK_TIME	
31:16	RO	0x0	Time of H Blanking when vsync is valid	
			The unit is csi_top_clk cycle	
			PRS_CH2_HSYN_TIME	
15:0	RO	0x0	Time of H SYNC when vsync is valid	

The unit is csi_top_clk cycle

6.1.7.36 0x0324 Parser Channel_3 Input Format Register (Default Value:0x0000_0003)

Offset: 0x0324			Register Name: PRS_CH3_INFMT_REG
Bit	Read/Write	Default/Hex	Description
31:4	1 ,3	\.as\	· 1
Me,	Mes	The Marie	INPUT_FMT NO NO NO NO
			Input data format
3:0	R/W	0x3	0000: RAW stream
			0001: reserved
			0010: reserved
			0011: YUV422
			0100: YUV420
			Others: reserved



6.1.7.37 0x0328 Parser Channel_3 Output Horizontal Size Register (Default Value:0x0500_0000)

Offset: 0x0328			Register Name: PRS_CH3_OUTPUT_HSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	1
20.10	R/W	0x500	HOR_LEN
28:16			Horizontal pixel unit length. Valid pixel of a line.
15:13	/	/	1
12.0	D ()A/	0.40	HOR_START
12:0	R/W	0x0	Horizontal pixel unit start. Pixel is valid from this pixel.

6.1.7.38 0x032C Parser Channel_3 Output Vertical Size Register (Default Value:0x02D0_0000)

Offset: 0x032C			Register Name: PRS_CH3_OUTPUT_VSIZE_REG		
Bit	Read/Write	Default/Hex	Description		
31:29	1 high	Mr. Mr.	The thin this this this		
20:16	28:16 R/W	0x2d0	VER_LEN		
28.10		UXZUU	Valid line number of a frame.		
15:13	1	1	1		
			VER_START		
12:0	R/W	0x0	Vertical line start.		
			Data is valid from this line.		

6.1.7.39 0x0330 Parser Channel_3 Input Parameter0 Register (Default Value:0x0000_0000)

Offset: 0x0330			Register Name: PRS	CH3_INPU	T_PARA0_R	EG	
Bit	Read/Write	Default/Hex	Description				
31:1	1 1021	1,1081	A Joseph	1CST	real	'ICSIL	"ICSIL
M.	Mes	Miss Mr.	INPUT_SRC_TYPE	Mes	Mes	Mes	Mes
0	R	0x0	0:Progress				
			1:Interlace				

6.1.7.40 Parser Channel_3 Input Parameter1 Register (Default Value:0x0000_0000)

Offset: 0x0334			Register Name: PRS_CH3_INPUT_PARA1_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16	R	0x0	INPUT_VT INPUT_VT = INPUT_VB+INPUT_Y



Offset: 0x0334			Register Name: PR	RS_CH3_INP	PUT_PARA1_I	REG	
Bit	Read/Write	Default/Hex	Description		_	^)
15:14	1 11/1/28/	Mest 18	37 Most	"11/CSI	.W/csh	"WACSI	"West
13:0	D	0x0	INPUT_HT	110	110	da	110
13:0 K		UXU	INPUT_HT = INPUT_HB+INPUT_X				

6.1.7.41 0x0338 Parser Channel_3 Input Parameter2 Register (Default Value:0x0000_0000)

Offset: 0x0338			Register Name: PRS_CH3_INPUT_PARA2_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	1
29:16	R	0x0	INPUT_VB
15:14	/	1	1
13:0	R	0x0	INPUT_HB

6.1.7.42 0x033C Parser Channel_3 Input Parameter3 Register(Default Value:0x0000_0000)

Offset: 0x033C			Register Name: PRS_CH3_INPUT_PARA3_REG
Bit	Read/Write	Default/Hex	Description
31:30	1	1	1
29:16	R	0x0	INPUT_Y
15:14	/	/	1
13:0	R	0x0	INPUT_X

6.1.7.43 0x0340 Parser Channel_3 Interrupt Enable Register (Default Value:0x0000_0000)

Offset:	0x0340	Why Why	Register Name: PRS_CH3_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
			MUL_ERR_INT_EN
2	R/W	0x0	Multi-channel writing error
	N/ VV	OXO	Indicates error has been detected for writing data to a wrong
			channel.
		0x0	INPUT_PARA1_INT_EN
1	R/W		0:disable
			1:enable
			INPUT_PARAO_INT_EN
0	R/W	0x0	0:disable
			1:enable



6.1.7.44 0x0344 Parser Channel_3 Interrupt Status Register (Default Value:0x0000_0000)

Offset:	0x0344		Register Name: PRS_CH3_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	/	/	
2	R/W1C	0x0	MUL_ERR_PD
	.,0	OXO	Multi-channel writing error
			INPUT_SRC_PD1
1	1 R/W1C	0x0	When the parser input parameter0 register update, this flag is
			set to 1. Write 1 to clear.
			INPUT_SRC_PD0
0	R/W1C	0x0	When the parser input parameter1 register, parser input
	1,25		parameter2 register or parser input parameter3 register update,
700	Tio		this flag is set to 1. Write 1 to clear.

6.1.7.45 0x0348 Parser Channel_3 Line Time Register (Default Value:0x0000_0000)

Offset: 0x0348			Register Name: PRS_CH3_LINE_TIME_REG	
Bit	Read/Write	Default/Hex	Description	
			PRS_CH3_HBLK_TIME	
31:16	RO	0x0	Time of H Blanking when vsync is valid	
			The unit is csi_top_clk cycle	
			PRS_CH3_HSYN_TIME	
15:0	RO	0x0	Time of H SYNC when vsync is valid	
			The unit is csi_top_clk cycle	

6.1.7.46 0x0500 CSIC Parser NCSIC RX Signal0 Delay Adjust Register (Default Value:0x0000_0000)

Offset:	Offset: 0x0500		Register Name: CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG		
Bit	Read/Write	Default/Hex	ult/Hex Description		
31:29	/	/	/		
20.24	D /\A/	0x0	Filed_dly		
28:24	R/W	UXU	32 Step for adjust, 1 step = 0.2 ns		
23:21	/	/	/		
20:16	D /\A/	A/ 00	Vsync_dly		
20:16 R/W	0x0	32 Step for adjust, 1 step = 0.2 ns			
15:13	/	/	1		
12:8	D /\A/	0x0	Hsync_dly		
12.0	R/W		32 Step for adjust, 1 step = 0.2 ns		



Offset: 0x0500			Register Name: CSIC_PRS_NCSIC_RX_SIGNAL0_DLY_ADJ_REG	ì
Bit	Read/Write	Default/Hex	Description	_
₹.5	1 11/1/281	Mest M	The state of the s	CSI
4:0	R/W	0x0	Pclk_dly 32 Step for adjust, 1 step = 0.2 ns	

6.1.7.47 0x0514 CSIC Parser NCSIC RX Signal5 Delay Adjust Register (Default Value:0x0000_0000)

Offset:	0x0514		Register Name: CSIC_PRS_NCSIC_RX_SIGNAL5_DLY_ADJ_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	1	1
28:24	D /\A/	0v0	D7_dly
20.24	R/W	0x0	32 Step for adjust, 1 step = 0.2 ns
23:21	1	1	
20:16	R/W _{Cell}	0x0° m	D6_dly 32 Step for adjust, 1 step = 0.2 ns where
1/20.10			32 Step for adjust, 1 step = 0.2 ns 300 300 300 300 300 300 300 300 300 30
15:13	1	/	1
12:8	R/W	0x0	D5_dly
12.0	n, w		32 Step for adjust, 1 step = 0.2 ns
7:5	1	/	
4:0	D /\A/	0x0	D4_dly
4.0	R/W		32 Step for adjust, 1 step = 0.2 ns

6.1.7.48 0x0518 CSIC Parser NCSIC RX Signal6 Delay Adjust Register (Default Value:0x0000_0000)

Offset:	0x0518		Register Name: CSIC_PRS_NCSIC_RX_SIGNAL6_DLY_ADJ_REG
Bit	Read/Write	Default/Hex	Description
31:29	1 MCSIL	/ JCSIC	A John John John John
28:24	R/W	William Mill	D3_dly M M M
20.24	r/ vv	0x0	32 Step for adjust, 1 step = 0.2 ns
23:21	/	/	1
20:16	R/W	0x0	D2_dly
20.16			32 Step for adjust, 1 step = 0.2 ns
15:13	/	/	1
12:8	R/W	0x0	D1_dly
12.0	n/ vv	OXO	32 Step for adjust, 1 step = 0.2 ns
7:5	/	/	/
4:0	R/W	0x0	D0_dly
4.0			32 Step for adjust, 1 step = 0.2 ns











6.1.8 CSIC DMA Register Description

6.1.8.1 0x0000 CSIC DMA Enable Register (Default Value:0x7000_0000)

Offset:	0x0000		Register Name: CSIC_DMA_EN_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	VER_EN
			VFLIP_BUF_ADDR_CFG_MODE
20	D/M	0.4	Vflip buffer address set by software or calculated by hardware
30	R/W	0x1	0: Hardware
			1: Software
			BUF_LENGTH_CFG_MODE
20	D /\A/	01	Buffer length set by software or calculated by hardware
29	R/W	0x1	0: Hardware
			1: Software
			FLIP_SIZE_CFG_MODE
28	DAMEST	Ongain	FLIP SIZE set by software or calculated by hardware
1/28	R/W	0×1	0: Hardware
			1: Software
27:8	1	1	
			BUF_ADDR_MODE
7	R/W	0x0	0: Buffer Address Register Mode
			1: Buffer Address FIFO Mode
			VI_TO_CNT_EN
			Enable Video Input Timeout counter, add 1 when there is no
6	R/W	0×0	effective video input in a 12M clock, clear to 0 when detecting
o	IT/ VV	0x0	effective video input.
			0: Disable
			1: Enable
			FRAME_CNT_EN
CSL.	,call	182	When BK_TOP_EN is enabled, setting 1 to this bit indicates the
3	R/W	0x0 1/1/1	Frame counter starts to add.
			0: Disable
			1: Enable
			DMA_EN
			When BK_TOP_EN is enabled, setting 1 to this bit indicates the
4	R/W	0x0	module works in DMA mode.
			0: Disable
			1: Enable
3	/	/	/
			CLK_CNT_SPL
2	R/W	0x0	Sampling time for clk counter per frame
			0: Sampling clock counter every frame done
			1: Sampling clock counter every vsync

My Ser

c S



Offset:0x0000			Register Name: C	SIC_DMA_E	N_REG		
Bit	Read/Write	Default/Hex	Description	^)
My Car	R/W	0x0 M	CLK_CNT_EN	MYCall	"MACSIL	"MyCali	Mycan
T INJOV	11/3/	0.00	clk count per fran	ne enable	4	4	4.
			BK_TOP_EN			-	
0	R/W	0x0	0: Disable				
			1: Enable				

6.1.8.2 0x0004 CSIC DMA Configuration Register (Default Value:0x0000_0000)

Offset:	0x0004		Register Name: CSIC_DMA_CFG_REG
Bit	Read/Write	Default/Hex	Description
			PAD_VAL
31:24	R/W	0x0	Padding value when OUTPUT_FMT is prgb888
78-	Tie	Can	0x00-0xff
23:22	/ while	ARY WHY	The state of the s
			YUV 10-bit input cut to 8-bit
21	R/W	0x0	0: Disable
			1: Enable
			YUV 10-bit store configuration
20	R/W	0x0	0: YUV 10-bit stored in low 10-bit of a 16-bit word
		100	1: YUV 10-bit stored in high 10-bit of a 16-bit word
			OUTPUT_FMT
			Output data format
			When the input format is set to RAW stream
			0000: field-raw-8
			0001: field-raw-10
			0010: field-raw-12
		0	0011: reserved
Mycan	inycal.	whyser wh	0100: field-rgb565
4	lu.	14. 14.	0101: field-rgb888
			0110: field-prgb888
19:16	R/W	0x0	0111: reserved
			1000: frame-raw-8
			1001: frame-raw-10
			1010: frame-raw-12
			1011: reserved
			1100: frame-rgb565
			1101: frame-rgb888
			1110: frame-prgb888
			1111: reserved
			When the input format is set to YUV422



Offset:	0x0004		Register Name: CSIC_DMA_CFG_REG
Bit	Read/Write	Default/Hex	Description
Mesic	Mag	My Cole. My	0000: field planar YCbCr 422
an'i'	M.	M. M.	0001: field planar YCbCr 420
			0010: frame planar YCbCr 420
			0011: frame planar YCbCr 422
			0100: field planar YCbCr 422 UV combined (UV sequence)
			0101: field planar YCbCr 420 UV combined (UV sequence)
			0110: frame planar YCbCr 420 UV combined (UV sequence)
			0111: frame planar YCbCr 422 UV combined (UV sequence)
			1000: filed planar YCbCr 422 UV combined (VU sequence)
			1001: field planar YCbCr 420 UV combined (VU sequence)
			1010: frame planar YCbCr 420 UV combined (VU sequence)
		6-4	1011: frame planar YCbCr 422 UV combined (VU sequence)
		-71	1100: reserved
			1101: field YCbCr 400
Mycan	-211	Car	্রী110: reserved
of The	Will	nich nich	1111: frame YCbCr 400
			When the input format is set to YUV420
			0000: reserved
			0001: field planar YCbCr 420
			0010: frame planar YCbCr 420
		PR 1	0011: reserved
			0100: reserved
			0101: field planar YCbCr 420 UV combined (UV sequence)
			0110: frame planar YCbCr 420 UV combined (UV sequence)
			0111~1000: reserved
			1001: field planar YCbCr 420 UV combined (VU sequence)
			1010: frame planar YCbCr 420 UV combined (VU sequence)
2		20	1011~1100: reserved
WACSI	"IACS!	whyter whi	1101: field YCbCr 400 M
		4.	1110: reserved
			1111: frame YCbCr 400
15:14	/	/	/
			VFLIP_EN
			Vertical flip enable
13	R/W	0x0	When enabled, the received data will be arranged in vertical flip.
			0: Disable
			1: Enable
			HFLIP_EN
			Horizontal flip enable
12	R/W	0x0	When enabled, the received data will be arranged in horizontal
			flip.
			0: Disable



Offset:	0x0004		Register Name: CSIC_DMA_CFG_REG
Bit	Read/Write	Default/Hex	Description
Magh	Most	"Walt	1: Enable Not More Mark
1/0	110	110 110	FIELD_SEL
			Field selection
11:10	R/W	0x0	00: Capturing with field 0
11.10	K/ VV	UXU	01: Capturing with field 1
			10: Capturing with either field
			11: Reserved
			FPS_DS
			Fps down sample
			0: no down sample
		630	1: 1/2 fps, only receives the first frame every 2 frames
9:6	R/W	0x0	2: 1/3 fps, only receives the first frame every 3 frames
			3: 1/4 fps, only receives the first frame every 4 frames
			4: 1/5 fps, only receives the first frame every 4 frames
Mean	, wear	LA LEGIT	
Mr.	Mr.	y, y,	15: 1/16 fps, only receives the first frame every 16 frames
5:2	Y	/	1
			MIN_SDR_WR_SIZE
			Minimum size of SDRAM block write
1:0	R/W	0x0	00: 256 bytes (if hflip is enabled, always select 256 bytes)
1.0	IV) VV	OXO	01: 512 bytes
			10: 1K bytes
			11: 2K bytes

6.1.8.3 0x0010 CSIC DMA Horizontal Size Register (Default Value:0x0500_0000)

Offset:	0x0010		Register Name: CSIC_DMA_HSIZE_REG
Bit	Read/Write	Default/Hex	Description Not
31:29	1 1	I. h.	1 4, 4, 4, 4,
28:16	R/W	0x500	HOR_LEN When BK_TOP_EN is enabled, DMA_EN is enabled, these bits indicate Horizontal pixel unit length. Valid pixel of a line in DMA mode.
15:13	/	/	/
12:0	R/W	0x0	HOR_START Horizontal pixel unit start. Pixel is valid from this pixel.



Mild



6.1.8.4 0x0014 CSIC DMA Vertical Size Register (Default Value:0x02D0_0000)

Offset:	0x0014	Wheel W	Register Name: CSIC_DMA_VSIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	1
			VER_LEN
28:16	R/W	0x2D0	When BK_TOP_EN is enabled, DMA_EN is enabled, these bits
			indicate Valid line number of a frame in DMA mode.
15:13	/	/	1
			VER_START
12:0	R/W	0x0	Vertical line start
			Data is valid from this line.

6.1.8.5 0x0020 CSIC DMA FIFO 0 Output Buffer-A Address Register (Default Value:0x0000_0000)

Offset	0x0020	Why Why	Register Name: CSIC_DMA_F0_BUFA_REG
Bit	Read/Write	Default/Hex	Description
			FO_BUFA
			When BK_TOP_EN is enabled, FBC_EN is enabled, DMA_EN is
		/W 0x0	disabled, these bits indicate output address of overhead data in
	R/W		FBC mode.
31:0			When BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is
31.0			enabled, LBC_EN is disabled, these bits indicate FIFO 0 output
			buffer-A address in DMA mode.
			When BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is
			enabled, LBC_EN is enabled, these bits indicate the output
			buffer address in LBC mode.

6.1.8.6 0x0024 CSIC DMA FIFO 0 Output Buffer-A Address Result Register (Default Value:0x0000_0000)

Offset: 0x0024			Register Name: CSIC_DMA_F0_BUFA_RESULT_REG
Bit	Read/Write Default/Hex		Description
		0x0	FO_BUFA_RESULT
31:0	RO		Indicate the final FO_BUFA address used for DMA or FBC after
31.0	KU		software configuration or hardware calculation from Buffer-A
			address register or buffer address fifo. Only used for debug.



6.1.8.7 0x0028 CSIC DMA FIFO 1 Output Buffer-A Address Register (Default Value:0x0000_0000)

Offset: 0x0028			Register Name: CSIC_DMA_F1_BUFA_REG
Bit	Read/Write	Default/Hex	Description
			F1_BUFA
			When BK_TOP_EN is enabled, FBC_EN is enabled, DMA_EN is
			disabled, these bits indicate the output address of compressed
31:0	R/W	0x0	data in FBC mode.
			When BK_TOP_EN is enabled, FBC_EN is disabled, DMA_EN is
			enabled, these bits indicate the FIFO 1 output buffer-A address
			in DMA mode.

6.1.8.8 0x002C CSIC DMA FIFO 1 Output Buffer-A Address Result Register (Default Value:0x0000_0000)

Offset:	0x002C	Register Name: CS	SIC_DMA_F	1_BUFA_RES	SULT_REG	200	
Bit	Read/Write	Default/Hex	Description	why co	Myco	Myco	MyCo
			F1_BUFA_RESULT				
31:0	RO	0x0	Indicate the final	F1_BUFA ad	ddress used	for DMA or F	BC after
31.0	KU	UXU	software configura	ation or ha	rdware calc	ulation from	Buffer-A
			address register or	r buffer add	ress fifo. On	ly used for de	bug.

6.1.8.9 0x0030 CSIC DMA FIFO 2 Output Buffer-A Address Register (Default Value:0x0000_0000)

Offset: 0x0030			Register Name: CSIC_DMA_F2_BUFA_REG
Bit	Read/Write	Default/Hex	Description
31:0	31:0 R/W	0.40	F2_BUFA
31.0	r/ vv	0x0	FIFO 2 output buffer-A address.

6.1.8.10 0x0034 CSIC DMA FIFO 2 Output Buffer-A Address Result Register (Default Value:0x0000_0000)

Offset: 0x0034			Register Name: CSIC_DMA_F2_BUFA_RESULT_REG
Bit	Read/Write	Default/Hex	Description
		0x0	F2_BUFA_RESULT
31:0	DO.		Indicate the final F2_BUFA address used for DMA or FBC after
31.0	RO		software configuration or hardware calculation from Buffer-A
			address register or buffer address fifo. Only used for debug.



6.1.8.11 0x0038 CSIC DMA Buffer Length Register (Default Value:0x0280_0500)

Offset:	0x0038	West W	Register Name: CSIC_DMA_BUF_LEN_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	1
29:16	R/W	0x280	BUF_LEN_C DMA_MODE: Buffer length of chroma C in a line. Unit is byte. LBC_MODE: Buffer length Stride of luminance Y in ONLY Y line. Unit is byte. Only Readable when BUF_LENGTH_CFG_MODE is set 0.
15:14	/	/	
13:0	R/W	0x500	BUF_LEN DMA_MODE:Buffer length of luminance Y in a line. Unit is byte. LBC_MODE: Buffer length Stride of luminance Y and chroma C in YC line. Unit is byte. Only Readable when BUF_LENGTH_CFG_MODE is set 0.

6.1.8.12 0x003C CSIC DMA Flip Size Register (Default Value:0x02D0_0500)

Offset: 0x003C			Register Name: CSIC_DMA_FLIP_SIZE_REG
Bit	Read/Write	Default/Hex	Description
31:29	1	/	1
			VER_LEN
28:16	R/W	0x2d0	Vertical line number when in VFLIP mode. Unit is line.
			Only Readable when FLIP_SIZE_CFG_MODE is set to 0.
15:14	/	/	/
			VALID_LEN
13:0	R/W	0x500	Valid components of a line when in HFLIP mode. Unit is pixel
	r/ vv		component.
War	wh/car	altycan alty	Only Readable when FLIP_SIZE_CFG_MODE is set to 0.

6.1.8.13 0x0040 CSIC DMA Video Input Timeout Threshold0 Register (Default Value:0x0000_0000)

Offset: 0x0040			Register Name: CSIC_DMA_VI_TO_TH0_REG
Bit	Read/Write	Default/Hex	Description
			Video Input Timeout Threshold0
31:0	R/W	0x0	Set VIDEO_INPUT_TO_INT_PD when VI Counter reaches TH0
			after VI_TO_CNT_EN is set, the Time Unit is a 12M clock period.

N/H/C8

Vinja 8



6.1.8.14 0x0044 CSIC DMA Video Input Timeout Threshold1 Register(Default Value:0x0000_0000)

Offset	: 0x0044	West, W.	Register Name: CSIC_DMA_VI_TO_TH1_REG
Bit	Read/Write	Default/Hex	Description
			Video Input Timeout Threshold1
24.0	- 4	0x0	Set VIDEO_INPUT_TO_INT_PD when VI Counter reaches TH1
31:0 F	R/W		after getting the first frame has been input, the Time Unit is a
			12M clock period.

6.1.8.15 0x0048 CSIC DMA Video Input Timeout Counter Value Register (Default Value:0x0000_0000)

Offset: 0x0048			Register Name: CSIC_DMA_VI_TO_CNT_VAL_REG
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	Video Input Timeout Counter Value Indicate the current value of Video Input Timeout Counter

6.1.8.16 0x004C CSIC DMA Capture Status Register (Default Value:0x0000_0000)

Offset: 0x004C			Register Name: CSIC_DMA_CAP_STA_REG
Bit	Read/Write	Default/Hex	Description
31:3	1	/	/
			FIELD_STA
2	R	0x0	The status of the received field
2	n e	OXO	0: Field 0
			1: Field 1
			VCAP_STA
			Video capture in progress
Cal.	D 1Call	0×0° 15	Indicates the CSI is capturing video image data (multiple frames).
W.	RNHYCOLL		The bit is set at the start of the first frame after enabling video
			capture. When software disables video capture, it clears itself
			after the last pixel of the current frame is captured.
			SCAP_STA
			Still capture in progress
			Indicates the CSI is capturing still image data (single frame). The
			bit is set at the start of the first frame after enabling still frame
0	R	0x0	capture. It clears itself after the last pixel of the first frame is
			captured.
			For CCIR656 interface, if the output format is frame planar YCbCr
			420 mode, the frame end means the field2 end, the other frame
			end means filed end.

MACSI

89 %



6.1.8.17 0x0050 CSIC DMA Interrupt Enable Register (Default Value:0x0000_0000)

Offset:	0x0050	Mest.	Register Name: CSIC_DMA_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
			FRM_LOST_INT_EN
15	R/W	0x0	Set an INT when frame starts with empty Buffer Address FIFO,
			only use in BUF Address FIFO MODE.
			STORED_FRM_CNT_INT_EN
1.4	D /\A/	00	Set an INT when the value of CSIC_DMA_STORED_FRM_CNT
14	R/W	0x0	reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF
			Address FIFO MODE.
		63	BUF_ADDR_FIFO_INT_EN
12	D ()A/	0,40	Set an INT when content in BUF Address FIFO less than
13	R/W	0x0	CSIC_DMA_BUFA_FIFO_THRESHOLD, only use in BUF Address
			FIFO MODE.
Mean	wearn	year	WIDEO_INPUT_TO_INT_EN
12	R/W	0x0	Set an INT when no video input exceeds the setting threshold
			time
11	D/M	0x0	CLR_FRAME_CNT_INT_EN
11	R/W	UXU	Set a INT when clear Frame cnt.
10:8	1	/	
		4	VS_INT_EN
		rea a	vsync flag
7	R/W	0x0	The bit is set when vsync come. And at this time load the buffer
			address for the coming frame. So after this irq come, changing
			the buffer address could only effect next frame
			HB_OF_INT_EN
6	R/W	0x0	Hblank FIFO overflow
			The bit is set when 3 FIFOs still overflow after the hblank.
1081	, ICAL	'ICSL	C_INT_EN_S
5	R/W	0x0	Line counter flag 100 100 100 100
	.,	o.co	The bit is set when the specific line has been written to dram
			every frame. The line number is set in the line counter register.
			FIFO2_OF_INT_EN
4	R/W	0x0	FIFO 2 overflow
			The bit is set when the FIFO 2 became overflow.
			FIFO1_OF_INT_EN
3	R/W	0x0	FIFO 1 overflow
			The bit is set when the FIFO 1 became overflow.
	- 4		FIFOO_OF_INT_EN
2	R/W	0x0	FIFO 0 overflow
	<u> </u>		The bit is set when the FIFO 0 became overflow.
1	R/W	0x0	FD_INT_EN



Offset:	0x0050		Register Name: CSIC_DMA_INT_EN_REG
Bit	Read/Write	Default/Hex	Description
M. Agar.	W. Coll.	Miles Mil	Indicates the CSI has finished capturing an image frame. Applies to video capture mode. The bit is set after each completed frame capturing data is written to buffer as long as video capture remains enabled.
0	R/W	0x0	CD_INT_EN Capture done Indicates the CSI has completed capturing the image data. For still capture, the bit is set when one frame data has been written to buffer. For video capture, the bit is set when the last frame has been written to buffer after video capture has been disabled. For CCIR656 interface, if the output format is frame planar YCbCr 420 mode, the frame end means the field2 end, the other frame end means field end.

6.1.8.18 0x0054 CSIC DMA Interrupt Status Register (Default Value:0x0000_0000)

Offset: 0x0054			Register Name: CSIC_DMA_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
31:16	1	1	1
			FRM_LOST_INT_PD
15	R/W1C	0x0	Set an INT when frame starts with empty Buffer Address FIFO,
			only use in BUF Address FIFO MODE.
			STORED_FRM_CNT_INT_PD
14	R/W1C	0x0	Set an INT when the value of CSIC_DMA_STORED_FRM_CNT
	N/ WIC		reaches CSIC_DMA_STORED_FRM_THRESHOLD, only use in BUF
Acgr.	integli,	ainycain ain'	Address FIFO MODE.
	In.	N. W.	BUF_ADDR_FIFO_INT_PD
13	R/W1C	0x0	Set an INT when content in BUF Address FIFO less than
13	N/ WIC		CSIC_DMA_BUFA_FIFO_THRESHOLD, only use in BUF Address
			FIFO MODE.
			VIDEO_INPUT_TO_INT_PD
12	R/W1C	0x0	Set an INT Pending when no video input exceeds the setting
			threshold time.
11	R/W1C	0x0	CLR_FRAME_CNT_INT
11	N/ WIC	UXU	Set a INT when clear Frame cnt.
10:8	/	/	/
7	R/W1C	0.00	VS_PD
<i>'</i>	N/ WIC	0x0	vsync flag
6	R/W1C	0x0	LI_OF_PD
1031	76%		r Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0054		Register Name: CSIC_DMA_INT_STA_REG
Bit	Read/Write	Default/Hex	Description
MACSI.	in Year.	"WACON"	Line information FIFO (16 lines) overflow
5	R/W1C	0x0	LC_PD
3	K/ WIC	UXU	Line counter flag
4	R/W1C	0.0	FIFO2_OF_PD
4	K/ WIC	0x0	FIFO 2 overflow
3	D/M1C	0x0	FIFO1_OF_PD
3	R/W1C		FIFO 1 overflow
2	D /\4/4.C	0x0	FIFOO_OF_PD
2	R/W1C		FIFO 0 overflow
1	5,0446	0.40	FD_PD
1	R/W1C	0x0	Frame done
	D/W1C	0x0	CD_PD
0	R/W1C		Capture done

6.1.8.19 0x0058 CSIC DMA Line Counter Register (Default Value:0x0000_0000)

Offset: 0x0058			Register Name: CSIC_DMA_LINE_CNT_REG		
Bit	Read/Write	Default/Hex	Description		
31:13	1	1			
			LINE_CNT_NUM		
12:0	R/W	0x0	The LINE_CNT_NUM value is set by user,when internal line		
			counter reach the set value, the LC_PD will be set.		

6.1.8.20 0x005C CSIC DMA Frame Counter Register (Default Value:0x0001_0000)

Offset:	0x005¢	"cal	Register Name: CSIC_DMA_FRM_CNT_REG
Bit	Read/Write	Default/Hex	Description W W W
21	D/M1C	0.40	FRM_CNT_CLR
31	R/W1C	0x0	When the bit set to 1, Frame cnt is cleared to 0.
			PCLK_DMA_CLR_DISTANCE
30:16	R/W	0x1	Frame cnt clear cycle
			N*T _{SYNC}
			FRM_CNT
15:0	R	0x0	Counter value of frame. When frame done comes, the internal
			counter value add 1, and when the reg full, it is cleared to 0.
			When parser sent a sync signal, it is cleared to 0.



6.1.8.21 0x0060 CSIC DMA Frame Clock Counter Register (Default Value:0x0000_0000)

Offset: 0x0060			Register Name: CSIC_DMA_FRM_CLK_CNT_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	1
23:0 F		0x0	FRM_CLK_CNT
	R		Counter value between every frame. For instant hardware frame
			rate statics.
			The internal counter is added by one every 12 MHz clock cycle.
			When frame done or vsync comes, the internal counter value is
			sampled to FRM_CLK_CNT, and cleared to 0.

6.1.8.22 0x0064 CSIC DMA Accumulated and Internal Clock Counter Register (Default Value:0x0000_0000)

Offset:	0x0064	Or.	Register Name: CSIC_DMA_ACC_ITNL_CLK_CNT_REG
Bit	Read/Write	Default/Hex	Description who who who
31:24	R/WC	0x0	ACC_CLK_CNT The accumulated value of FRM_CLK_CNT for software frame rate statics. Every interrupt of frame is done, the software checks this accumulated value and clears it to 0. If the ACC_CLK_CNT is larger than 1, the software has lost frame. When frame done or vsync comes, ACC_CLK_CNT =
			ACC_CLK_CNT + 1, and cleared to 0 when writing this register.
			ITNL_CLK_CNT The instant value of internal frame clock counter.
23:0	R	0x0	When frame done interrupt comes, the software can query this counter for judging whether it is the time for updating the double buffer address registers.
70	200		and the same same same same same same same sam

6.1.8.23 0x0068 CSIC DMA FIFO Statistic Register (Default Value:0x0000_0000)

Offset:	0x0068		Register Name: CSIC_DMA_FIFO_STAT_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/
29:16 R	D	0x0	Line Index
	К		Indicates the line index in current vsync.
15:13	/	/	/
			FIFO_FRM_MAX
12:0	R	0x0	Indicates the maximum depth of FIFO being occupied for whole
			frame. Update at every vsync or framedone.



6.1.8.24 0x006C CSIC DMA FIFO Threshold Register (Default Value:0x0000_0400)

Offset: 0x006C			Register Name: CSIC_DMA_FIFO_THRS_REG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	/
11:0	R/W	0x400	FIFO_THRS When FIFO occupied memory exceed the threshold, dram frequency can not change.

6.1.8.25 0x0070 CSIC DMA PCLK Statistic Register (Default Value:0x0000_7FFF)

Offset:	0x0070		Register Name: CSIC_DMA_PCLK_STAT_REG
Bit	Read/Write	Default/Hex	Description of Mark Mark
31	1 411	y w	1 m m m
			PCLK_CNT_LINE_MAX
30:16	R	0x0	Indicates maximum pixel clock counter value for each line.
			Update at every vsync or framedone.
15	1	/	1
		4	PCLK_CNT_LINE_MIN
14:0	R	0x7FFF	Indicates minimum pixel clock counter value for each line.
			Update at every vsync or framedone.

6.1.8.26 0x0080 CSIC DMA BUF Address FIFO0 Entry Register (Default Value:0x0000_0000)

Offset: 0x0080			Register Name:	CSIC_DMA_B	UF_ADDR_F	FO0_ENTRY_	_REG
Bit	Read/Write	Default/Hex	Description	Myco	"MACO.	"MACO.	"MyCo.
			CSIC_DMA_BUF_	_ADDR_FIFO(_ENTRY		,
31:0	R/W	0x0	FIFO Entry of Buf	fer Address F	IFO0 for inpu	t frames to b	e stored,
			only used in Buff	er Addr FIFO	Mode		

6.1.8.27 0x0084 CSIC DMA BUF Address FIFO1 Entry Register (Default Value:0x0000_0000)

Offset: 0x0084			Register Name: CSIC_DMA_BUF_ADDR_FIFO1_ENTRY_REG			
Bit	Read/Write	Default/Hex	Description			
			CSIC_DMA_BUF_ADDR_FIFO1_ENTRY			
31:0	R/W	0x0	FIFO Entry of Buffer Address FIFO1 for input frames to be stored,			
			only used in Buffer Addr FIFO Mode.			



6.1.8.28 0x0088 CSIC DMA BUF Address FIFO2 Entry Register (Default Value:0x0000_0000)

Offset: 0x0088			Register Name: CSIC_DMA_BUF_ADDR_FIFO2_ENTRY_REG		
Bit	Read/Write	Default/Hex	Description		
			CSIC_DMA_BUF_ADDR_FIFO2_ENTRY		
31:0	R/W	0x0	FIFO Entry of Buffer Address FIFO2 for input frames to be stored,		
			only used in Buffer Addr FIFO Mode.		

6.1.8.29 0x008C CSIC DMA BUF Threshold Register (Default Value:0x0020_0000)

Offset:	0x008C	_11	Register Name: CSIC_DMA_BUF_TH_REG			
Bit	Read/Write	Default/Hex	Description			
31:21	118-	1				
West of the	Will	NET NE	CSIC_DMA_STORED_FRM_THRESHOLD			
21:16	R/W	0x20	when stored frame counter value reaches the threshold ,			
			counter is cleared to 0 , only used in Buffer Addr FIFO Mode.			
15:6	1	1	1			
			CSIC_DMA_BUF_ADDR_FIFO_THRESHOLD			
5:0	R/W	0x0	when content in Buffer Address FIFO less than the threshold, an			
			interrupt is set, only used in Buffer Addr FIFO Mode.			

6.1.8.30 0x0090 CSIC DMA BUF Address FIFO Content Register (Default Value:0x0000_0000)

Offset:	0x0090		Register Name: CSIC_DMA_BUF_ADDR_FIFO_CON_REG
Bit	Read/Write	Default/Hex	Description
31:22	1 400	/ Car	A way was was was
m.	MI	71,	CSIC_DMA_BUF_ADDR_FIFO2_CONTENT
21:16	RO	0x0	FIFO Content of address buffered in Buffer Address FIFO2, only
			used in Buffer Addr FIFO Mode.
15:14	/	/	/
			CSIC_DMA_BUF_ADDR_FIFO1_CONTENT
13:8	RO	0x0	FIFO Content of address buffered in Buffer Address FIFO1, only
			used in Buffer Addr FIFO Mode.
7:6	/	/	/
			CSIC_DMA_BUF_ADDR_FIFOO_CONTENT
5:0	RO	0x0	FIFO Content of address buffered in Buffer Address FIFO0, only
			used in Buffer Addr FIFO Mode.





6.1.8.31 0x0094 CSIC DMA Stored Frame Counter Register (Default Value:0x0000_0000)

M. Acsil

Offset: 0x0094			Register Name: CSIC_DMA_STORED_FRM_CNT_REG		
Bit	Read/Write	Default/Hex	Description		
31:8	/	/	1		
7:0	RO	0x0	CSIC_DMA_STORED_FRM_CNT Indicates value of stored frames counter. When the counter value reaches CSIC_DMA_STORED_FRM_THRESHOLD, the counter is cleared to 0. Only used in Buffer Addr FIFO Mode.		

6.1.8.32 0x01F4 CSIC DMA Feature List Register(Default Value:0x0000_0000)

Offset:	0x01F4	_41	Register Name: CSIC_FEATURE_REG
Bit	Read/Write	Default/Hex	Description
31:2	110		4 2 2 2 2
ANY OF THE	ritite	My Mil	DMA0_EMBEDDED_LBC IN
1	R	0x0	0: No Embedded LBC
			1: Embedded LBC
			DMA0_EMBEDDED_FBC
0	R	0x0	0: No Embedded DMA
			1: Embedded FBC

MYCar

in year

Area Thates Therest Thates Thates Thates Thates



6.2 TV Decoder

6.2.1 Overview

The Television Decoder (TVD) is an interface that transforms Composite Video Broadcast Signal (CVBS) or component signal into YUV data.


Features:

- 2-channel CVBS input and 1-channel CVBS decoder
- CVBS input, NTSC and PAL supported
- Supports YUV422, YUV420 format
- With 1 channel 3D comb filter
- Detection for signal locked and 625 lines
- Programmable brightness, contrast, saturation
- 10-bit video ADCs

6.2.2 Block Diagram

Figure 6-8 shows a block diagram of the TVD.

Figure 6-8 TVD Block Diagram



6.2.3 Functional Description

6.2.3.1 External Signals

Table 6-3 describes the external signals of TVD.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Table 6-3 TVD External Signals

Port Name	Description of the second of t	Type
TVINO MIC	TV CVBS Input 0	Al
TVIN1	TV CVBS Input 1	Al
TVIN-VRP	TV CVBS ADC Positive Reference Voltage	Р
TVIN-VRN	TV CVBS ADC Negative Reference Voltage	P
VCC-TVIN	TV CVBS ADC Power	Р

Register List 6.2.4

VCC-TVIN	TV CVBS ADC Power			P
Register List		6/3		
Module Name	Base Address			
TVD_TOP	0x05C00000			
TVD0	0x05C01000	May May	ucan.	ACSE ACSE

Register Name	Offset	Description
TVD_TOP	4	
TVD_TOP_MAP	0x0000	TVD TOP MAP Register
TVD_3D_CTL1	0x0008	TVD 3D DMA CONTROL Register1
TVD_3D_CTL2	0x000C	TVD 3D DMA CONTROL Register2
TVD_3D_CTL3	0x0010	TVD 3D DMA CONTROL Register3
TVD_3D_CTL4	0x0014	TVD 3D DMA CONTROL Register4
TVD_3D_CTL5	0x0018	TVD 3D DMA CONTROL Register5
TVD_TOP_CTL	0x0024+0x20*N (N=0-3)	TVD TOP CONTROL Register
TVD_ADC_CTL	0x0028+0x20*N (N=0-3)	TVD ADC CONTROL Register
TVD_ADC_CFG	0x002C+0x20*N (N=0-3)	TVD ADC CONFIGURATION Register
TVD0		
TVD_EN	0x0000	TVD MODULE CONTROL Register
TVD_MODE	0x0004	TVD MODE CONTROL Register
TVD_CLAMP_AGC1	0x0008	TVD CLAMP & AGC CONTROL Register1
TVD_CLAMP_AGC2	0x000C	TVD CLAMP & AGC CONTROL Register2
TVD_HLOCK1	0x0010	TVD HLOCK CONTROL Register1
TVD_HLOCK2	0x0014	TVD HLOCK CONTROL Register2
TVD_HLOCK3	0x0018	TVD HLOCK CONTROL Register3
TVD_HLOCK4	0x001C	TVD HLOCK CONTROL Register4





Register Name	Offset	Description
TVD_HLOCK5	0x0020	TVD HLOCK CONTROL Register5
TVD_VLOCK1	0x0024	TVD VLOCK CONTROL Register1
TVD_VLOCK2	0x0028	TVD VLOCK CONTROL Register2
TVD_CLOCK1	0x0030	TVD CHROMA LOCK CONTROL Register1
TVD_CLOCK2	0x0034	TVD CHROMA LOCK CONTROL Register2
TVD_YC_SEP1	0x0040	TVD YC SEPERATION CONROL Register1
TVD_YC_SEP2	0x0044	TVD YC SEPERATION CONROL Register2
TVD_ENHANCE1	0x0050	TVD ENHANCEMENT CONTROL Register1
TVD_ENHANCE2	0x0054	TVD ENHANCEMENT CONTROL Register2
TVD_ENHANCE3	0x0058	TVD ENHANCEMENT CONTROL Register3
TVD_WB1	0x0060	TVD WB DMA CONTROL Register1
TVD_WB2	0x0064	TVD WB DMA CONTROL Register2
MTVD_WB3,MV ,MV	0x0068	TVD WB DMA CONTROL Register3
TVD_WB4	0x006C	TVD WB DMA CONTROL Register4
TVD_IRQ_CTL	0x0080	TVD DMA Interrupt Control Register
TVD_IRQ_STATUS	0x0090	TVD DMA Interrupt Status Register
TVD_DEBUG1	0x0100	TVD DEBUG CONTROL Register1
TVD_STATUS1	0x0180	TVD DEBUG STATUS Register1
TVD_STATUS2	0x0184	TVD DEBUG STATUS Register2
TVD_STATUS3	0x0188	TVD DEBUG STATUS Register3
TVD_STATUS4	0x018C	TVD DEBUG STATUS Register4
TVD_STATUS5	0x0190	TVD DEBUG STATUS Register5
TVD_STATUS6	0x0194	TVD DEBUG STATUS Register6

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



6.2.5 Register Description

6.2.5.1 0x0000 TVD TOP MAP Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: TVD_TOP_MAP
Bit	Read/Write	Default/Hex	Description
31:5	/	/	1
4	R/W	0x0	TVIN_SEL TVIN Select 0:TVIN0 1:TVIN1
3:2	/	1	1
1:0	R/W	0x0	TVD_ADC_MAP TVD ADC Map Q1: CVBS_MQDE Others: Reserved

6.2.5.2 0x0008 TVD 3D DMA CONTROL Register1 (Default Value: 0x0000_0000)

Offset:	0x0008		Register Name: TVD_3D_CTL1
Bit	Read/Write	Default/Hex	Description
31:6	1	1	
			COMB_3D_SEL
5:4	R/W	0x0	Comb 3D Select
3.4	IV VV	UXU	00: TVD0
20	20	20	Others: Reserved
3:2	1 MyCo	William 1	No and and and and
		0x0	COMB_3D_EN
1	R/W		Comb 3D Enable
-	11, 10		0: Disable
			1: Enable
		0x0	TVD_EN_3D_DMA
			TVD Enable 3D DMA
0	R/W		0: Disable
			1: Enable
			Set 0x1 when enable 3D comb filter.

My Year

MACS



6.2.5.3 0x000C TVD 3D DMA CONTROL Register2 (Default Value: 0x0000_0000)

Offset	: 0x000C	whycar	Register Name: TVD_3D_CTL2	wh/car	wh/car	whycar
Bit	Read/Write	Default/Hex	Description			
21.0	31:0 R/W	0x0	DRAM_TRIG			
31.0		UXU	DRAM Trigger			

6.2.5.4 0x0010 TVD 3D DMA CONTROL Register3 (Default Value: 0x0000_0000)

Offset:	0x0010		Register Name: TVD_3D_CTL3
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	COMB_3D_ADDR0
31.0	Ny VV	OAU	Comb 3D Address0

6.2.5.5 0x0014 TVD 3D DMA CONTROL Register4 (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: TVD_3D_CTL4
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	COMB_3D_ADDR1 Comb 3D Address1

6.2.5.6 0x0018 TVD 3D DMA CONTROL Register5 (Default Value: 0x0000_0000)

Offset:	0x0018	"WASU	Register Name: TVD_3D_CTL5	"HASIL	"ILACSIL	Mesi
Bit	Read/Write	Default/Hex	Description	No.	70	10
21.0	31:0 R/W	0x0	COMB_3D_SIZE			
31.0			Comb 3D Size			



6.2.5.7 0x0024+0x20*N(N=0~3) TVD TOP CONTROL Register (Default Value: 0x0000_0000)

	0
_ (9,
10)
103	

Offset: 0x0024+0x20*N(N=0~3)			Register Name: TVD_TOP_CTL
Bit	Read/Write	Default/Hex	Description
31:25	/	/	/
24	R/W	0x0	LPF_DIG_SEL Low Pass Filter Digital Select 0: 6M 1: 8M
23:5	/	/	
4	R/W	0x0	LPF_DIG_EN Low Pass Filter Digital Enable 0: Disable 1: Enable
3:0	1 WHEST	VILLACOT.	Asi muca muca muca

114CSL

6.2.5.8 0x0028+0x20*N(N=0~3) TVD ADC CONTROL Register (Default Value: 0x0000_0000)

Offse	et: 0x0028+0x20	*N(N=0~3)	Register Name: TVD_ADC_CTL
Bit	Read/Write	Default/Hex	Description
31:5	1	1	
			LPF_SEL
4.2	D //A/	0x0	Low Pass Filter Select
4:3	R/W		00: 11M
			01: 16M
Mycan	whycale	whycan	PEEN WAS THEST WAS THAT WAS
2	R/W	0x0	Low Pass Filter Enable
2	N/ VV	UXU	0: Disable LPF circuit
			1: Enable LPF circuit
			AFE_EN
1	R/W	0x0	AFE Enable
1	N/ VV	UXU	0: Disable AFE circuit
			1: Enable AFE circuit
			ADC_EN
0	R/W	0x0	ADC Enable
	r/ vv	UXU	0: Disable ADC circuit
			1: Enable ADC circuit



6.2.5.9 0x002C+0x20*N(N=0~3) TVD ADC CONFIGURATION Register (Default Value: 0x0000_0000)

					_	
			_	9	Į	. `
		١	1	ĵ	1	
3	C	1	Ì			
1	1					

Offset:	Offset: 0x002C+0x20*N(N=0~3)		Register Name: TVD_ADC_CFG	
Bit	Read/Write	Default/Hex	Description	
31	R/W	0x0	ADC_TEST ADC Test Mode Configuration 0: Normal mode 1: For ADC test	
30:29	/	1	1	
28	R/W	0x0	DATA_DLY Data Delay Configuration 0: No delay 1: Delay ADC output data for half circle	
27:19	1 11	1 1		
18:16	R/W	0x0	CLP_STEP CLAMP Step Configuration DC level size step for up and down.	
15:14	R/W	0x0	STAGE8_IBIAS Stage8 Ibias Configuration	
13:12	R/W	0x0	STAGE7_IBIAS Stage7 Ibias Configuration	
11:10	R/W	0x0	STAGE6_IBIAS Stage6 Ibias Configuration	
9:8	R/W	0x0	STAGE5_IBIAS Stage5 Ibias Configuration	
7:6	R/W	0x0	STAGE4_IBIAS Stage4 Ibias Configuration	
5:4	R/W	0x0	STAGE3_IBIAS Stage3 Ibias Configuration	
3:2	R/W	0x0	STAGE2_IBIAS Stage2 Ibias Configuration	
1:0	R/W	0x0	STAGE1_IBIAS Stage1 Ibias Configuration	

in year

MYCSI



6.2.5.10 0x0000 TVD MODULE CONTROL Register (Default Value: 0x0000_0000)

. (-8)
. (~ .U-
	\circ
1	\

Offset:	Offset: 0x0000		Register Name: TVD_EN
Bit	Read/Write	Default/Hex	Description
31:27	/	1	1
26	R/W	0x0	EN_LOCK_DISABLE_WB2 Enable Lock Disable WB2
25	R/W	0x0	EN_LOCK_DISABLE_WB1 Enable Lock Disable WB1
24:16	/	/	1
		S-4	CLR_RSMP_FIFO Clear Resample FIFO
15	R/W	0x0	0: Release 1: Clear Set 0x1 then 0x0 to reset resample FIFO.
14:1	1	/	1
0	R/W	0x0	TVD_EN_CH TVD Enable CH 0: Disable 1: Enable

My Yest.

Megi

, "There "There "There "There "There "There "There



6.2.5.11 0x0004 TVD MODE CONTROL Register (Default Value: 0x0000_0020)

	.0
	-8,
- 1	0
10	3
NI	

Offset:	Offset: 0x0004		Register Name: TVD_MODE
Bit	Read/Write	Default/Hex	Description
31:9	/	/	1
			BLUE_MODE_COLOR
	8 R/W	0x0	Blue Mode Color
8	K/VV	UXU	0: Blue
			1: Black
7:6	1	1	1
			BLUE_DISPLAY_MODE
		1	Blue Display Mode
5:4	5:4 R/W	0x2	00 : Disabled
	IV, VV		01 : Enabled
MYCan	"Hytes"		A0: Auto Meet Meet Meet Meet
			11 : Reserved
3	1	1	/
			PROGRESSIVE_MODE
2	R/W	0x0	Progressive Mode
_	K/ VV		0: Interlace mode
			1: Progressive mode
			SVIDEO_MODE
1	R/W	0x0	Svideo Mode
	11, 11		0 : CVBS
			1 : S-Video
			YPBPR_MODE
MO Call	R/W	0x0	Ypbpr Mode of
10	11/ 60	QNO .	0 : Disable the component input
			1 : Enable the component input

Megi



6.2.5.12 0x0008 TVD CLAMP & AGC CONTROL Register1 (Default Value: 0xA001_DD02)

		-5	\
		(2)	٠.
	٦,	30	
	1.		
11.	/)		
U.			

Offset:	Offset: 0x0008		Register Name: TVD_CLAMP_AGC1
Bit	Read/Write	Default/Hex	Description
			CAGC_TARGET
31:24	R/W	0xA0	Cagc Target
			These bits set the chroma AGC target
23:17	/	/	
16	R/W	0x1	CAGC_EN Cagc Enable 0: OFF 1: ON
15:8	R/W	OxDD	AGC_TARGET Auto Gain Control Target When AGC_EN = 1 , the AGC_TARGET is used to directly digital AGC circuit. When AGC_EN = 0 , the AGC_TARGET is used to directly drive the analog PGA. (64 represents 1x, 32 represents 0.5x).
7:2	1	1	/
1	R/W	0x1	AGC_FREQUENCE Auto Gain Control Frequence 0 : AGC gain update once per line 1 : AGC gain update once per frame
O COL	R/W	0x0	AGC_EN Auto Gain Control Enable 0 : AGC disable 1 : AGC enable

MCSL



6.2.5.13 0x000C TVD CLAMP & AGC CONTROL Register2 (Default Value: 0x8682_6440)

		5
	- (18
	٠, С	'n.
	10	-
- XC	1)	

Offset:	0x000C	MyColi,	Register Name: TVD_CLAMP_AGC2
Bit	Read/Write	Default/Hex	Description
21	D/M	0v1	BLACK_LVL_CLP Black Level Clamp
31 R/W	0x1	0: subtraction 0 1: subtraction 16	
30:29	/	/	1
28:16	R/W	0x682	AGC_GATE_BEGIN AGC Gate Begin Count from hsync to the next line AGC gate
15:8	R/W	0x64	AGC_BACKPORCH_DLY AGC Backporch Delay Count from sync tip to back porch gate
7	7	1	1
6:0	R/W	0x40	AGC_GATE_WIDTH AGC Gate Width

"WACSU

6.2.5.14 0x0010 TVD HLOCK CONTROL Register1 (Default Value: 0x2000_0000)

Offset:	Offset: 0x0010		Register Name: TVD_HLOCK1	
Bit	Read/Write	Default/Hex	Description	
			H_SAMPLE_STEP	
31:0	R/W	0x20000000	H Sample Step	
Mican	"HASIL	altycall	H_SAMPLE_STEP = Fout/Fin X 2^30	

Mesil



6.2.5.15 0x0014 TVD HLOCK CONTROL Register2 (Default Value: 0x4ED6_0000)

Offset:	Offset: 0x0014		Register Name: TVD_HLOCK2
Bit	Read/Write	Default/Hex	Description
			HS_FILTER_GATE_END_TIME
31:24	R/W	0x4E	HSYNC Filter Gate End Time
31.24	I I VV	UX4E	These bits specify the end of the horizontal-blank-interval window.
			Default/Hex = 78
			HS_FILTER_GATE_START_TIME
			HSYNC Filter Gate Start Time
23:16	R/W	0xD6	These bits specify the beginning of the horizontal-blank-interval
		CX	window.
			Default/Hex = -42
15:4	1	1	/
Mean	itycair	ichean	HTOL Way May Way
	14.	1, 1	Horizontal Total Pixels Per Line
3:0	R/W	0x0	0: 858
			1: 864
			2~7: Reserved

6.2.5.16 0x0018 TVD HLOCK CONTROL Register3 (Default Value: 0x0FE9_502D)

Offset:	ffset: 0x0018		Register Name: TVD_HLOCK3
Bit	Read/Write	Default/Hex	Description
31:24	R/W	OVOE	HS_TIP_DET_WIN_END_TIME
31.24	N/ W	0x0F	HSYNC Tip Detect Window End Time
23:16	R/W	0xE9	HS_TIP_DET_WIN_START_TIME
25.10	23:16 R/W		HSYNC Tip Detect Window Start Time
15:8	R/W	0x50	HS_RISING_DET_WIN_END_TIME
13.6	15.8 K/ W U	0.00	HSYNC Rising Detect Window End Time
7:0 R/W	0x2D	HS_RISING_DETECT_WINDOW_START_TIME	
7.0	7:0 R/W	UXZD	HSYNC Rising Detect Window Start Time

M.

Mcs



6.2.5.17 0x001C TVD HLOCK CONTROL Register4 (Default Value: 0x3E3E_8000)

Offset:	Offset: 0x001C		Register Name: TVD_HLOCK4
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x3E	HS_FINE_TO_COARSE_OFFSET
31.24	K/ VV	UXSE	HSYNC Fine To Coarse Offset
22.16	D /\A/	0x3E	HS_RISING_TIME_FOR_FINE_DET
23:16	6 R/W 0x	UX3E	HSYNC Rising Time For Fine Detect
15:8	R/W	0x80	HS_DET_WIN_END_TIME_FOR_CORASE_DET
15.6	K/ VV	UXOU	HSYNC Detect Window End Time For Corase Detect
7:0	D ///	D () 1	HS_DET_WIN_START_TIME_FOR_COARSE_DET
7.0	R/W	0x00	HSYNC Detect Window Start Time For Coarse Detect

6.2.5.18 0x0020 TVD HLOCK CONTROL Register5 (Default Value: 0x4E22_5082)

Offset: 0x0020			Register Name: TVD_HLOCK5
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0x4E	BACKPORCH_DET_WIN_END_TIME
31.24	Ny VV	UX4E	Backporch Detect Window End Time
23:16	R/W	0x22	BACKPORCH_DET_WIN_START_TIME
25.10	N/ VV	UXZZ	Backporch Detect Window Start Time
15.0	D /\A/	0.50	HACT_WIDTH
15:8 R/W	0x50	Hactive Width	
7:0	D /\A/	0x82	HACT_START
7.0	7:0 R/W		Hactive Start
100	100	100	

Wegt.



6.2.5.19 0x0024 TVD VLOCK CONTROL Register1 (Default Value: 0x0061_0220)

					4		١
			_	9	Y,	١,	
		١	\	ز	_		
N	n	C	Ś				
6	\mathbf{r}						

Offset:	0x0024	why car	Register Name: TVD_VLOCK1
Bit	Read/Write	Default/Hex	Description
31:27	/	1	/
26:16	R/W	0x61	VACT_HEIGHT Vactive Height
15	/	/	
14:4	R/W	0x22	VACTIVE_START VACT START
3	/	1	/
2:0	R/W	0x0	VTOL Vertical Total Line Per Frame 0:525 line 1:625 line

MYCSI

6.2.5.20 0x0028 TVD VLOCK CONTROL Register2 (Default Value: 0x000E_0070)

Offset:	0x0028		Register Name: TVD_VLOCK2
Bit	Read/Write	Default/Hex	Description
31:21	/	1	1
20:16	R/W	0xE	HS_DET_DISABLE_END_LINE Hsync Detector Disable End Line
15:7	/	1	
6:0	R/Wyoff	0x70 [°]	HS_DET_DISABLE_START_LINE Hsync Dectector Disable Start Line

WACSI.

11,



6.2.5.21 0x0030 TVD CHROMA LOCK CONTROL Register1 (Default Value: 0x0046_3201)

MYCar	Offset:	0x0030	WHICH	Register Name: TVD_CLOCK1	
	Bit	Read/Write	Default/Hex	Description	
	31:29	/	/	/	
				COLOR_STD_NTSC	
				Color Standard Ntsc	

28	R/W	0x0	0: NTSC358
			1: NTSC443
			Only valid when COLOR_STD set as NTSC
			CHROMA_LPF
			CHROMA Low Pass Filter
27:26	R/W	0x0	00: Narrow
27.20	K/ VV	OXO	01: Middle
Acau	Mest	Sycan	10: Wide west which which which
	m,	11, 1	11: Reserved
25	1	1	/
			WIDE_BURST_GATE
			Wide Burst Gate

24 R/W 0x0 WIDE_BURST_GATE
Wide Burst_Gate
0: Narrow burst gate
1: Wide burst gate
BURST_GATE_END_TIME

			Burst Gate End Time
15:8	R/W	0x32	BURST_GATE_START_TIME
13.0	117 44	0.732	Purct Cata Start Time

	7.1		Burst Gate Start Time
7.4	1	1	,

L				
	7:4	/	/	/
Į	CACSIL	inyean	whyear	COLOR_STD COLOR NAME OF THE OF
10		la.	W.	COLOR Standard
				000: NTSC
	3:1	R/W	0x0	001: PAL (I,B,G,H,D,N)
				010: PAL (M)
				011: PAL (CN)

			100: SECAM
			COLOR_KILLER_EN
0	R/W	0x1	Color Killer Enable
			1: Disable color when chroma unlock



6.2.5.22 0x0034 TVD CHROMA LOCK CONTROL Register2 (Default Value: 0x21F0_7C1F)

"WACSIL

Offset:	: 0x0034	why can	Register Name: TVD_CLOCK2
Bit	Read/Write	Default/Hex	Description
			C_SAMPLE_STEP
31:0	R/W	0x21F07C1F	C Sample Step
			C_SAMPLE_STEP = Fsc/Fin X 2^30



6.2.5.23 0x0040 TVD YC SEPERATION CONROL Register1 (Default Value: 0x0000_4209)







Offset:	Offset: 0x0040		Register Name: TVD_YC_SEP1			
Bit	Read/Write	Default/Hex	Description & S			
31:30	1 1/1/3	Mich 1	ed my men men men			
29	R/W	0x0	CHROMA_CORING_EN Chroma Coring Enable			
28:26	R/W	0x0	3D_COMB_FACTOR 3D Comb Factor			
25:23	R/W	0x0	2D_COMB_FACTOR 2D Comb Factor			
22:20	R/W	0x0	NOTCH_FACTOR Notch Factor			
19:17	/	1	/			
16	R/WS ^{call}	0×0	COMB_FILTER_BUF_CLR Comb Filter Buffer Clear 0: Not clear 1: Clear			
15:10	R/W	0x10	PAL_CHROMA_LVL PAL Chroma Level Chroma level threshold for chroma comb filter select			
9	R/W	0x1	CHROMA_BANDPASS_FILTER_EN Chroma Bandpass Filter Enable 0: Disable 1: Enable			
8	R/W	0x0	SECAM_NOTCH_WIDE Notch bandwidth 0: Narrow 1: Wide			

,_{ICal}





	I.	1	I	1
				2D_COMB_FILTER_MODE
-al	Mean	785	183	2D Comb Filter Mode
WASEL	MyCo.	White	My Cal	For NTSC: Which which which which
				0000: 2D comb
				0001~0010: Reserved
				0011: 1D comb
				0100~1000: Reserved
	7:4	R/W	0x0	For PAL:
	7.4	TY VV	0.00	0000:2D comb filter1
				0001: 1D comb filter1
				0010: 2D comb filter2
			CX	0011: 1D comb filter2
				0100: 1D comb filter3
		carl	, inter	0101: Reserved
'West	Mycan			0110: 2D comb filter3
ing.	MCAL.	Wille		0111~1000:Reserved
				3D_COMB_FILTER_DIS
	2	D/M	0x1	3D Comb Filter Disable
	3	R/W		0: Enable 3D comb filter
				1: Disable 3D comb filter
				3D_COMB_FILTER_MODE
				3D Comb_Filter Mode
				000: 2D mode
	2:0	R/W	0x1	001: 3D YC separation mode1
				010~011: reserved
				0100: 3D YC separation mode2

wcar.

White Thich Thich Thich Thich Thich Thich Thich Thich

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.

[~] 565



6.2.5.24 0x0044 TVD YC SEPERATION CONROL Register2 (Default Value: 0xFF64_40AF)

				,	0	
			_	?	1	
		_1	ľ	"		
- 2	C	1	Ì			
N.	7					

Offset:	Offset: 0x0044		Register Name: TVD_YC_SEP2
Bit	Read/Write	Default/Hex	Description
21.20	31:30 R/W	0x3	V_NOISE_FACTOR
31.30		0.03	Vertical Noise Factor
29:28	R/W	0x3	BURST_NOISE_FACTOR
25.20	1,7 00	0,3	Burst Noise Factor
27:26	R/W	0x3	CHROMA_NOISE_FACTOR
	.,		Chroma Noise Factor
25:24	R/W	0x3	LUMA_NOISE_FACTOR
	.,	ons .	Luma Noise Factor
23:17	R/W	0x32	NOISE_THRESHOLD
.0	1,1	0.02	Noise Threshold
16	R/W	0×0	CNOISE_DETARN AND AND AND AND AND AND AND AND AND AN
10	1,717		Noise Detect Enable
15:9	R/W	0x20	MOTION_DET_NOISE_THRESHOLD
15.5	1,717	UNZU	Motion Detect Noise Threshold
8	R/W	0x0	MOTION_DET_NOISE_DET_EN
	1911	one	Motion Detect Noise Detect Enable
7:6	R/W	0x2	CHROMA_V_FILTER_GAIN
7.0	1,9 00	OAZ	Chroma Vertical Filter Gain
5:4	R/W	0x2	LUMA_V_FILTER_GAIN
3	3.4 N/ VV	O/L	Luma Vertical Filter Gain
3:2	s:2 R/W	0x3	H_CHROMA_FILTER_GAIN
3.2		- OAS	Horizontal Chroma Filter Gain
1:0	R/W	0x3	TH_LUMA_FILTER_GAIN_NT NT N
1.0	13) VV	UX3	Horizontal Luma Filter Gain

MYCSI



6.2.5.25 0x0050 TVD ENHANCEMENT CONTROL Register1 (Default Value: 0x1420_8000)







wear.

Offset:	0x0050		Register Name: TVD_ENHANCE1				
Bit	Read/Write	Default/Hex	Description & &				
31:30	1 1/1/3	Mrs 1	ed my men men men				
29:28	R/W	0x1	SHARP_COEF2 Sharp Coef2				
27:25	R/W	0x2	SHARP_COEF1 Sharp Coef1 Ysharp = Y + YH *(SHARP_COEF1/ SHARP_COEF2)				
24	R/W	0x0	SHARP_EN Sharp Enable 0: Disable 1: Enable				
23:16	R/W ^{scott}	0×20	BRIGHT_OFFSET Bright Offset Set 0x00, brightness offset is -32; Set 0x20, brightness offset is 0. Set 0xFF, brightness offset is max.				
15:8	R/W	0x80	CONTRAST_GAIN Contrast Gain Set 0x00, contrast gain is min; Set 0x80, contrast gain is 1. Set 0xFF, contrast gain is max.				
7:4	1	1	/				

(31)

i itycar

Hear MHCar

"MACSE

:MSall

MYCan

MYCSI

WHACSU





Mag 1	N. S.		W. Joseph .	YC_DLY YC_Delay YC_De	10.0
				0011: Y delay 3 cycle to C	
				0100: Y delay 4 cycle to C	
				0101: Y delay 5 cycle to C	
	3:0	R/W	0x0	0110: Y delay 6 cycle to C	
	3.0	.,	ono .	0111: Y delay 7 cycle to C	
				1000: Reserved	
				1001: Reserved	
				1010: Reserved	
				1011: C delay 5 cycle to Y	
White a	Mcau	1831	LCSIN.	1100: C delay 4 cycle to Y	
Med 1	My.	Willy	Mes 1	1101: C delay 3 cycle to y	1
				1110: C delay 2 cycle to Y	
				1111: C delay 1 cycle to Y	

WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL WHICEL



6.2.5.26 0x0054 TVD ENHANCEMENT CONTROL Register2 (Default Value: 0x0000_0680)

			-4	
		- (Z,	`\
		C		r
	٦,	/	,	
20	-	٩.		
11.	. `	3		

Offset:	0x0054	Whycar.	Register Name: TVD_ENHANCE2
Bit	Read/Write	Default/Hex	Description
31:11	/	1	1
			CHROMA_ENHANCE_STRENGTH
			Chroma Enhance Strength
10:9	R/W	0x3	00: Mild
10.9	IV VV	0.0.5	01: Low
			10: Middle
			11: High
		64	CHROMA_ENHANCE_EN
8	R/W	0x0	Chroma Enhance Enable
	N/ VV	OXU	0: Disable
nycan	il Acali	Near	19 Enable Mar Mar Mar
	10	3	SATURATION_GAIN
			Saturation Gain
7:0	R/W	0x80	Set 0x00, saturation gain is min;
			Set 0x80, saturation gain is 1.
			Set 0xFF, saturation gain is max.

MYCS

6.2.5.27 0x0058 TVD ENHANCEMENT CONTROL Register3 (Default Value: 0x0000_0000)

Offset:	0x0058		Register Name: TVD_ENHANCE3
Bit	Read/Write	Default/Hex	Description
31:29	1 west	1 1/285	
28	R/W	0v0	CB_CR_GAIN_EN
20	K) W	0x0	Cb Cr Gain Enable
27:16	27.46	0x0	CR_GAIN
27.10	R/W		Cr Gain
15:12	1	1	/
11:0	D/M	0x00	CB_GAIN
11.0	R/W		Cb Gain



6.2.5.28 0x0060 TVD WB DMA CONTROL Register1 (Default Value: 0x02D0_0020)





Offset	Offset: 0x0060		Register Name: TVD_WB1
Bit	Read/Write	Default/Hex	Description & &
MA	MA	Med .	UV_SEQ ME ME ME ME ME
31	R/W	0x0	UV Sequence 0: UVUV 1: VUVU
30:29	/	/	1
28	R/W	0x0	YUV420_FILTER_EN YUV420 Filter Enable 0: disable YUV420 WB data from YUV422 without chroma filter 1: enable YUV420 WB data from YUV422 with chroma filter
27:16	R/W	0x2D0	HACT_STRIDE Hactive Stride Horizontal active line stride
15:9	1 11/1/20	Tildo, 1	edge "the opposite the state of the opposite
8	R/W	0x0	WB_ADDR_VALID WB Address Valid 0: Invalid 1: Valid
7	/	1	/
6	R/W	0x0	FLIP_FIELD Flip Field This bit flips even/odd fields
5	R/W	0x1	WB_FRAME_MODE WB Frame Mode 0: Odd field or even field (decided by bit2) 1: Frame
4	R/W	0x0	WB_MB_MODE WB MB Mode 0: Planar mode 1: Mb mode
3	R/W	0x0	HYSCALE_EN Hyscale_Enable
2	R/W	0x0	FIELD_SEL Field_Select 0: field 0 only 1: filed 1 only

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



136	R/W	0x0&	WB_FMT WB Format 0: YUV420 1: YUV422	MAST	M. A.S.L.	MAGEL	Mr. Joseph
0	R/W	0x0	WB_EN WB Enable 0: Disable 1: Enable	,, C	;\C		

6.2.5.29 0x0064 TVD WB DMA CONTROL Register2 (Default Value: 0x00F0_02D0)

Offset:	0x0064		Register Name: TVD_WB2		
Bit	Read/Write	Default/Hex	Description		
31:27	1 whitest	/ White of	ext index "Holes "Holes "Holes		
26:16	R/W	0xF0	VACT_NUM		
20.10	K/ VV	UXFU	Vertical active line number		
15:12	1	1	/		
11:0	D /\V	0x2D0	HACT_NUM		
11.0	R/W	UXZDU	Horizontal active pixel number		

6.2.5.30 0x0068 TVD WB DMA CONTROL Register3 (Default Value: 0x0000_0000)

Offset: 0x0068		Register Name: TVI	D_WB3				
Bit	Read/Write	Default/Hex	Description	.0	.0	.0	
31:0	R/W	0x0	CH1_Y_ADDR Ch1 Y Address	MINGO	Myso	Myca	MINGE

6.2.5.31 0x006C TVD WB DMA CONTROL Register4 (Default Value: 0x0000_0000)

Offset: 0x006C			Register Name: TVD_WB4
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0v0	CH1_C_ADDR
31.0	31.0 K/ W	0x0	Ch1 C Address

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



6.2.5.32 0x0080 TVD DMA Interrupt Control Register (Default Value: 0x0000_0000)







Offset:	0x0080		Register Name: TVD_IRQ_CTL
Bit	Read/Write	Default/Hex	Description & &
all y	My	My "	FIFO_3D_TX_O_EN W W W
31	R/W	0x0	FIFO 3D TX Overflow Enable 0: IRQ disable 1: IRQ enable
30	R/W	0x0	FIFO_3D_TX_U_EN FIFO 3D TX Underflow Enable 0: IRQ disable 1: IRQ enable
29	R/W	0x0	FIFO_3D_RX_O_EN FIFO 3D RX Overflow ENable 0: IRQ disable 1: IRQ enable
28	R/W	0x0	FIFO_3D_RX_U_EN
27:25	1	/	/
24	R/W	0x0	FRAME_END_EN Frame End Enable 0: IRQ disable 1: IRQ enable
23:9	/	1	1
8,50	R/W	0x0 _{en} r	FIFO_Y_U_EN FIFO Y Underflow Enable O: IRQ disable 1: IRQ enable
7	R/W	0x0	FIFO_PB_U_EN FIFO PB Underflow ENable 0: IRQ disable 1: IRQ enable
6	R/W	0x0	FIFO_PR_U_EN FIFO PR Underflow Enable 0: IRQ disable 1: IRQ enable





	55	R/W	0x03	FIFO_Y_O_EN FIFO Y Overflow Enable O: IRQ disable 1: IRQ enable
	4	R/W	0x0	FIFO_PB_O_EN FIFO PB Overflow Enable 0: IRQ disable 1: IRQ enable
	3	R/W	0x0	FIFO_PR_O_EN FIFO PR Overflow Enable 0: IRQ disable 1: IRQ enable
F.	2	/ R/W	OXO 3	UNLOCK_EN UNlock Enable 0: IRQ disable 1: IRQ enable
	0	R/W	0x0	LOCK_EN Lock Enable 0: IRQ disable 1: IRQ enable

which which which which which which which which which which

· Acol

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



6.2.5.33 0x0090 TVD DMA Interrupt Status Register (Default Value: 0x0000_0000)





Offset:	0x0090		Register Name: TVD_IRQ_STATUS
Bit	Read/Write	Default/Hex	Description & S
Wy	M	illy "	FIFO_3D_TX_O W W W
			FIFO 3D TX Overflow
31	R/W	0x0	0: FIFO work normal
			1: FIFO overflow
			Write 0x1 to clear this bit.
			FIFO_3D_TX_U
			FIFO 3D TX Underflow
30	R/W	0x0	0: FIFO work normal
		63	1: FIFO underflow
		1	Write 0x1 to clear this bit.
			FIFO_3D_RX_O
20	The Co		FIFO 3D RX Overflow
29	R/W	0x0	0: FIFO workshormal
			1: FIFO overflow
			Write 0x1 to clear this bit.
			FIFO_3D_RX_U
		4	FIFO 3D RX Underflow
28	R/W	0x0	0: FIFO work normal
			1: FIFO underflow
			Write 0x1 to clear this bit.
27:25	1	1	/
			FRAME_END
24	R/W	0x0	Frame End
			This bit is auto set every write back frame. Set 0x1 to clear this bit.
23:17	1 inter	1 Mest	
1		d.	WB_ADDR_CHANGE_ERR
16	R/W	0x0	WB Address Change_Error
			Write back address change error
15:9	/	/	/
			FIFO_Y_U
			FIFO Y Underflow
8	R/W	0x0	0: FIFO work normal
			1: FIFO underflow
			Write 0x1 to clear this bit.





WACSU

N. S.	R/W	óxo _o	FIFO_C_U FIFO C Underflow O: FIFO work normal 1: FIFO underflow Write 0x1 to clear this bit.
6	/	/	1
5	R/W	0x0	FIFO_Y_O FIFO Y Overflow 0: FIFO work normal 1: FIFO overflow Write 0x1 to clear this bit.
4	R/W	0x0	FIFO_C_O FIFO C Overflow 0: FIFO work normal 1: FIFO overflow Write 0x1 to clear this bit.
3:2	1	/	1
1	R/W	0x0	UNLOCK Unlock 0: TVD status no change 1: TVD status change from lock to unlock
0	R/W	0x0	LOCK Lock 0: TVD status no change 1: TVD status change from unlock to lock

,car

THATEL THATEL THATEL THATEL THATEL THATEL THATEL THATEL



6.2.5.34 0x0100 TVD DEBUG CONTROL Register1 (Default Value: 0x0010_0000)

Offset:	0x0100	"WACOL	Register Name: TVD_DEBUG1
Bit	Read/Write	Default/Hex	Description
31:25	R/W	0x0	CLAMP_UPDN_CYCLES Clamp Updn Cycles
24	R/W	0x0	CLAMP_DN_START Clamp Dn Start Write 0x1 to make clamp up, clamp up value is determine by CLAMP_UPDN_CYCLES. Note that this bit is only valid when CLAMP_MODE is set as 0x1.
23	R/W	0x0	CLAMP_UP_START Clamp Up Start Write 0x1 to make clamp up, clamp up value is determine by CLAMP_UPDN_CYCLES. Note that this bit is only valid when CLAMP_MODE is set as 0x1.
22	R/W	0x0	CLAMP_MODE Clamp Mode 0: Normal, auto clamp control 1: Debug mode, clamp control by register
21	R/W	0x0	AFE_GAIN_MODE Afe Gain Mode 0: Auto gain mode 1: Debug mode, AFE gain is determine by AFE_GAIN_VALUE
20	R/W	0x1	UNLOCK_RST_GAIN_EN Unlock Reset Gain Enable
19	R/W cel	0x0x1	TRUNCATION_RST_GAIN_EN Truncation Reset Gain Enable
18	R/W	0x0	TRUNCATION2_RST_GAIN_EN Truncation2 Reset Gain Enable
17	R/W	0x0	TVIN_LOCK_HIGH Tvin Lock High
16	R/W	0x0	TVIN_LOCK_DEBUG Tvin Lock Debug
15:8	R/W	0x0	AFE_GAIN_VALUE Afe Gain Value
7:0	/	/	/

MYCar

My Acgr.



6.2.5.35 0x0180 TVD DEBUG STATUS Register1 (Default Value: 0x0000_0020)

Offset: 0x0180		whycar	Register Name: TVD_STATUS1
Bit	Read/Write	Default/Hex	Description
31:24	/	/	1
23:16	R	0x0	CHROMA_MAGNITUDE_STATUS These bits contain the chroma magnitude.
15:8	R	0x0	AGC_DEGITAL_GAIN_STATUS These bits contain the digital AGC gain value.
7:0	R	0x20	AGC_ANALOG_GAIN_STATUS These bits contain the analog AGC gain value.

6.2.5.36 0x0184 TVD DEBUG STATUS Register2 (Default Value: 0x21F0_7C1F)

0x01847	0x0184 TVD DEBUG STATUS Register2 (Default Value: 0x21F0_7C1F)					
Offset: 0x0184			Register Name: TVD_STATUS2			
Bit	Read/Write	Default/Hex	Description			
31:0	R	0x21f07c1f	CHROMA_SYNC_DTO_STATUS			

6.2.5.37 0x0188 TVD DEBUG STATUS Register3 (Default Value: 0x2000_0000)

Offset: 0x0188			Register Name: TVD_STATUS3
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/
29:0	R NYEST	0x20000000	H_SYNC_DTO_STS (Horizontal Sync Dto Status Horizon Horizontal Sync Dto Status Horizon Horizontal Sync Dto Status Horizon Horizontal Sync Dto Status Horizontal Sync Dto Sync Dto Status Horizontal Sync Dto Statu



6.2.5.38 0x018C TVD DEBUG STATUS Register4 (Default Value: 0x0000_0001)







Offset:	0x018C		Register Name: TVD_STATUS4					
Bit	Read/Write	Default/Hex	Description &					
31:24	1 1/1/13	MILY.	the man man man man					
23	R	0x0	VCR_REW VCR Rewind Detected					
22	R	0x0	VCR_FF VCR Fast-Forward Detected					
21	R	0x0	VCR_TRICK VCR Trick-Mode Detected					
20	R	0x0	VCR VCR Detected					
19	R suits car	0x0	NOISY Noisy Signal Detected. This bit is set when the detected noise value (status register 7Fh) is greater than the value programmed into the "noise_thresh" register (05h).					
18	R	0x0	DET_625_LINE Detect 625 Line 0: 525 lines 1: 625 lines					
17	R	0x0	SECAM_DET SECAM Colour Mode Detected					
16	R	0x0	PAL_DET PAL Colour Mode Detected					
15:11	1	1	1					
10	R	0x0	VNON_STANDARD Vertical Frequency Non-Standard Input Signal Detected					
9	R WHYCO	0x0	HNON_STANDARD WITH AND					
8	R	0x0	PROSCAN_DET Progressive Scan Detected					
7:5	R	0x0	MACROVISION_COLOR_STRIPES_DET The Number Indicates The Number Of Color Stripe lines in each group					
4	R	0x0	MACROVISION_VBI_PSEUDO_SYNC_PULSES_DET Macrovision Vbi Pseudo Sync Pulses Detect 0: Undetected 1: Detected					



				_	
			_	1	`
		.0	-1)	D.	
	٠,	7,	J		
×	7	Γ			
N	`				

36	R Most	0x0&	CHROMA_PLL_LOCKED_TO_COLOR_BURST Chroma PII Locked To Color Burst O: Unlock 1000 111 Locked
2	R	0x0	V_LOCK Vertical Lock 0: Unlock 1: Locked
1	R	0x0	H_LINE_LOCK Horizontal line locked 0: Unlock 1: Locked
O NEW COLL	R	0x1	NO_SIG_DET No Signal Detected 1:No Signal Detected

MYCar

6.2.5.39 0x0190 TVD DEBUG STATUS Register5 (Default Value: 0x0000_0000)

Offset: 0x0190			Register Name: TVD_STATUS5
Bit	Read/Write	Default/Hex	Description
31:22	R	0x0	BLK_LVL
31.22	14	JA0	Blank Level
21.12	21:12 R	0x0	SYNC_LVL
			Sync Level
1711	R/W	0×0	ADC_DAT_SHOP MARE MARE MARE
».TT	N) W		ADC Data Show
10	/	/	/
9:0	R	0x0	ADC_DAT_VAL
9.0	IX	UXU	ADC Data Value

My Year

WHICE



6.2.5.40 0x0194 TVD DEBUG STATUS Register6 (Default Value: 0x0000_0000)

-81	
700	
103	

Offset	: 0x0194	MYCAT	Register Name: TVD_STATUS6
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/
10	R/W	0x0	MASK_UNKNOWN
10	I N/ VV	UXU	Mask Unknown
9	R/W	0x0	MASK_SECAM
,	1,7 **	ONO	Mask Secam
8	R/W	0x0	MASK_NTSC443
	.,		Mask NTSC443
7	R/W	0x0	MASK_PAL60
	,		Mask PAL60
685	R/W _c all	0x0 %	MASK_PALCN Mask Palcn Mindel
163	rice	ile,	
5	R/W	0x0	MASK_PALM
			Mask Palm
			AUTO_DET_EN Auto Detect Enable
4	R/W	0x0	0: Disable
			1: Enable
			TV_STD
			TV Standard
			001: V525_NTSC
			010: V625_PAL
3:1	R	0x0	011: V525_PALM
WACSI.	WHICH	Whytell	100: V625_PALN
			101. V323_FAL00
			110: V525_NTSC443
			111: V625_SECAM
0	R	0x0	AUTO_DET_FINISH
			Auto Detect Finish

MCSL



Contents

HCar.	"MACSU	16488	Mycan	whycan	MYCAT	.Wycar	whycan	Mycar	"ILACOL
7	Memory								589
	7.1 SDRA	ฟ Controller (D	RAMC)						589
	7.2 SD/MI	MC Host Contr	oller (SMHC)			(590
	7.2.1	Overview							590
	7.2.2	Block Diagran	n						590
	7.2.3	Functional De	escriptions						591
	7.2.4	Programming	Guidelines						604
	7.2.5	Register List							610
	7.2.6	Register Desc	ription						611
Note .	Moder	nibest (Wester	WENCOL	nt yest	Willow Control	W. Kogt	Mest	"Water

MCSIL



Figures

Acgr.	MYEST	Myear	MYCST	WHYCAR	whyear	MyCall	MyCar	Myesh	whyear
Figur	e 7-1 SMHC B	lock Diagram	າ						591
Figur	e 7-2 Comma	nd Token Fo	rmat						594
Figur	e 7-3 Respons	se Token For	mat						594
Figur	e 7-4 Data Pa	cket Format	for SDR						595
Figur	e 7-5 Data Pa	cket Format	for DDR						596
Figur	e 7-6 Data Pa	cket Format	for DDR in H	S400 Mode .					597
Figur	e 7-7 Single-B	lock and Mu	lti-Block Rea	d Operation					598
Figur	e 7-8 Single-B	lock and Mu	lti-Block Rea	d Operation					598
Figur	e 7-9 Phase O	ffset of Com	mand and Da	ata in SDR M	ode				600
Figur	e 7-10 Phase	Offset of Cor	mmand and [Data in DDR4	Mode (SMH	C_NTSR[31]	= 0)	100	600
S Figur	e 7-11 Phase	Offset of Cor	nmand and [Data in DDR4	Mode	Mes	n _l C ₂	My,	600
Figur	e 7-12 Phase	Offset of Cor	mmand and [Data in DDR4	(2x Mode) (SMHC_NTSR	[31] = 1)		601
Figur	e 7-13 IDMAC	Descriptor S	Structure Dia	gram					602



















Tables

700	MyCo	MYCO	MyCo	MyCo	MyCo	MyCo	MyCo	MyCo	MyCo
Tabl	e 7-1 SMHC S	ub-blocks							591
Tabl	e 7-2 SMHC E	xternal Signa	ls						592
Tabl	e 7-3 SMHC0,	/1 Clock Sour	ces						592
Tabl	e 7-4 SMHC2	Clock Source	S						592
Tabl	e 7-5 Speed N	Aodes Suppo	rted by SD 3.	0					598
Tabl	e 7-6 Speed N	Modes Suppo	rted by eMN	1C 5.1					599
Tabl	e 7-7 Phase C	Offset of Com	mand and Da	ata in SDR M	ode				600
Tabl	e 7-8 Phase C	Offset of Com	mand and Da	ata in DDR4 ((2x) Mode				601
Tabl	e 7-9 DES0 De	efinition							602
_ T abl	e 7-10 DES1 [Definition		······					603
Tabl	e 7-11 DES2 [Definition	Mes	MA	My	N/S	nk?	My	603
Tabl	• 7 12 DEC2 E	Oofinition							C03





















7 Memory

7.1 SDRAM Controller (DRAMC)

The DRAMC provides a simple, flexible, burst-optimized interface to all in-dusty-standard DDR2/DDR3 SDRAM. It supports up to a 16 Gbits memory address space.

The DRAMC automatically handles memory management, initialization, and refresh operations. It gives the host CPU a simple command interface, hiding details of the required address, page, and burst handling procedures. All memory parameters are runtime-configurable, including timing, memory setting, SDRAM type, and Extended-Mode-Register settings.

The DRAMC has the following features:

- Supports 16-bit one channel
- Supports 2 Chip Select
- Supports DDR2/DDR3 SDRAM
- Maximum capacity up to 2 GB
- Supports clock frequency up to 533 MHz for DDR2
- Supports clock frequency up to 800 MHz for DDR3

Neget Which
1,



7.2 SD/MMC Host Controller (SMHC)

7.2.1 Overview

The SMHC controls the read/write operations on the secure digital (SD) cards, multimedia cards (MMC), and various extended devices that is based on the secure digital input/output (SDIO) protocol. The processor provides three SMHC interfaces for controlling the SD cards, MMCs, and SDIO devices.

The SMHC has the following features:

- Supports Command Completion signals and interrupts to host processor, and Command Completion signal disable feature
- The SMHCO controls the devices that comply with the Secure Digital Memory (SD mem-version 3.0)
- The SMHC1 controls the device that complies with the protocol Secure Digital I/O (SDIO-version 3.0)
- The SMHC2 controls the device that complies with the Multimedia Card (eMMC-version 5.0)
- Maximum performance:
 - SDR mode: 150 MHz@1.8 V IO pad
 - DDR mode: 100 MHz@1.8 V IO pad
 - DDR mode: 50 MHz@3.3 V IO pad
- Supports 1-bit or 4-bit data width
- Hardware CRC generation and error detection
- Programmable baud rate
- Supports SDIO interrupt in 1-bit and 4-bit modes
- Block size of 1 to 65535 bytes
- Descriptor-based internal DMA controller
- Internal 1 KB RXFIFO and 1 KB TXFIFO

7.2.2 Block Diagram


The following figure shows a block diagram of the SMHC.

WKYC8

0 11/28



Figure 7-1 SMHC Block Diagram



SMHC contains the following sub-blocks:

Table 7-1 SMHC Sub-blocks

Sub-block	Description							
Register	Used to configure the control signal for reading or writing the SD/SDIO/eMMC.							
DMAC	The DMA controller that controls the data transfer between the memory and SMHC.							
FIFO	A buffer for the data stream between the memory and the SMHC asynchronous clock domain.							
SYNC	Synchronizes the signals from the AHB clock domain to the SMHC clock domain.							
CMD Path	Sends commands to or receives commands from the SD/SDIO/eMMC.							
Data Path West Wheel	Consists of Data TX and Data RX sub-modules. The Data TX sends data blocks and the CRC codes to the SD/SDIO/eMMC. The Data RX receives data blocks and the CRC codes from the SD/SDIO/eMMC.							

7.2.3 **Functional Description**

7.2.3.1 **External Signals**

The following table describes the external signals of SMHC.



Table 7-2 SMHC External Signals

Port Name	Type	Description of the second of t
SDC0-CMD	I/O, OD	Command Signal for SD Card
SDC0-CLK	0	Clock for SD Card
SDC0-D[3:0]	1/0	Data Input and Output for SD Card
SDC0-RST	0	Reset for SD Card
SDC1-CMD	I/O, OD	Command Signal for SDIO Wi-Fi
SDC1-CLK	0	Clock for SDIO Wi-Fi
SDC1-D[3:0]	1/0	Data Input and Output for SDIO Wi-Fi
SDC2-CMD	I/O, OD	Command Signal for eMMC
SDC2-CLK	0	Clock for eMMC
SDC2-D[3:0]	I/O	Data Input and Output for eMMC

7.2.3.2 Clock Sources

The SMHCO/1 has 4 different clock sources. The SMHC2 has 5 different clock sources. You can select one of them as the SMHC clock source. The following table describes the clock sources of the SMHC.

For clock setting, configurations, and gating information, refer to section 3.2 "CCU".

Table 7-3 SMHC0/1 Clock Sources

Clock Sources	Description
HOSC	24 MHz Crystal
PLL_PERI(1X)	Peripheral Clock, the default value is 600 MHz
PLL_PERI(2X)	Peripheral Clock, the default value is 1.2 GHz
PLL_AUDIO1(DIV2)	Audio clock, the default value is 1536 MHz

Table 7-4 SMHC2 Clock Sources

Clock Sources	Description
HOSC	24 MHz Crystal
PLL_PERI(1X)	Peripheral Clock, the default value is 600 MHz
PLL_PERI(2X)	Peripheral Clock, the default value is 1.2 GHz
PLL_PERI(800M)	Peripheral Clock, the default value is 800 MHz
PLL_AUDIO1(DIV2)	Audio clock, the default value is 1536 MHz



7.2.3.3 Timing Diagram

Refer to the following relative specifications:

- Physical Layer Specification Ver3.00 Final
- SDIO Specification Ver2.00
- Multimedia Cards (MMC version 4.2)
- JEDEC Standard JESD84-44, Embedded Multimedia Card (eMMC) Card Product Standard
- JEDEC Standard JESD84-B45, Embedded Multimedia Card (eMMC) Electrical Standard (4.5 Device)
- JEDEC Standard JESD84-B50, Embedded Multimedia Card (eMMC) Electrical Standard (5.0)

7.2.3.4 Data Path

The SMHC and SD/SDIO/eMMC contains the following interface buses: CLK, CMD, and DATA 1/4. During one clock cycle, the SMHC can transmit one bit command with one or two bits data in 1-ch DATA mode, or four or eight bits data in 4-ch DATA mode. The CMD is a bidirection channel for initializing the SD/SDIO/eMMC and transmitting commands. It can work in both the open-drain mode and push-pull mode. The DATA is also a bidirection channel. It works in the push-pull mode.

Reading Data from the SD/SDIO/eMMC

The register configures the signals for the read operation, and synchronize the signals to the SMHC clock domain. Then the Data RX reads data from the SD/SDIO/eMMC via the CLK/CMD/DATA interface buses and writes the data in the FIFO. After that, the DMAC transfers the data from the FIFO to the memory.

Writing Data to the SD/SDIO/eMMC

The register configures the signals for the write operation, and synchronize the signals to the SMHC clock domain. Then the DMAC reads data from the memory and writes the data to the FIFO. After that, the Data TX reads the data from the FIFO and writes the data to the SD/SDIO/eMMC via the CLK/CMD/DATA interface buses.

7.2.3.5 Package Format

Data transfer over the SD/eMMC bus is based on command and data bitstreams that are initiated by a start bit and terminated by a stop bit. There are three types of SD/eMMC packets: command token, response token, and data packet.


Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Command Tokens

The command token starts an operation A command is sent from the host to a device. It is transferred serially on the CMD line. Command tokens have the following coding scheme:

Figure 7-2 Command Token Format




Each command token has 48 bits, preceded by a start bit ('0') and succeeded by an end bit ('1'). To detect transmission errors, each token is protected by CRC bits.

Response Tokens

After receiving a command, the card returns a 48-bit or 136-bit response based on the command type.

A response token is sent from the device to the host as an answer to a previously received command. It is transferred serially on the CMD line.


Figure 7-3 Response Token Format



Data Packets

Data can be transferred from the device to the host or vice versa. Data are transferred via the data lines.






b7 b6

MSBytes

b1 b0 CRC

4 Bits Bus (DAT3 - DAT0 used)

Always '0'




LSBytes

b0

Block Length *8

b6



My Call

ihycan

MYCSIC

Mest

CSL M

MYCAN

MACSI

MHYCAL



Figure 7-5 Data Packet Format for DDR

Why Cal	4 Bits B	us DDR (D	АТЗ -	DAT0	used)	Mycan		MINGS		Mycan	W. John	385	WA	Cal	MYCAR	M'
	CLK			<u> </u>			\lnot t_		¬				7			
		L	SByte (H	ligh nibl	ole) N	иSByte-	-1 (Low i	nibble)								
			LS	Byte+1	(High nibl	ble) ſ	MSByte	(Low ni	bble)							
			+	+		<u> </u>	+	b15		b0	b0					
	DAT3	0 (start) X	b7 (odd)	b7 (even)	•••	b3 (odd)	b3 (even)	(CRC odd)		(CRC odd)		1 (end)	Х			
	DATA	0 ,	b6	b6		b2	b2	b15		b0	b0	1	,			
	DAT2	(start) X	(odd)	(even)	•••	(odd)	(even)	(CRC odd)		(CR C	(CRC even)	(end)	Х			
		0 ,	b5	b5		b1	b1	b15		b0	b0	1				
	DAT1	(start) X	(odd)	(even)	-	(odd)		(CRC odd)		(CRC odd)	(CRC even)	(end)	X			
			1- 4			120	1-0	b15		b0	b0	.				
	DAT0	0 (start) X	b4 (odd)	b4 (even)	1.	b0 (odd)	b0 (even)	(CRC odd)		(CR C	(CRC even)	1 (end)	х			
,call	WHYCAN	icsi)	◄	1000	Block Leng	th (Sale)	·····>	· ·	,		evenij	381		Car	whycan	. \
MYCER	MAS	nky.		iks	Nock Leng	MA		Mr. McS		will VERC	NEX	1	M		MUS	in
												ВΙ				
	8 Bits Bu	s DDR (DA	177 – E	ΟΑΤΟ ι	ised)				-4			W,				
	CLK			Ŧ			7	4.	Ł.				7			
			LSByte			MSBy	te-1		M							
			1 .	LSByte+	1	11	MSBy	te								
			V	V		\ \	V	145		LO	1.0					
	DAT7	0 (start) X	b7 (odd)	b7 (even)		b7 (odd)	b7 (even)	b15 (CRC		b0 (CRC	b0 (CRC	1 (end)	х			
		(state)	(odd)	(even)		(odd)	(even)	odd)		odd)	even)	(cild)				
	DAT6	0 X	b6	b6		b6	b6	b15 (CRC		b0 (crc	b0 (CRC	1	х			
		(start)	(odd)	(even)		(odd)	(even)	odd)		odd)	even)	(end)				
	DATE	0 _Y	b5	b5		b5	b5	b15		b0	b0	1	_			
	DAT5	(start) X	(odd)	(even)		(odd)	(even)	(CRC odd)	•••	(CRC odd)	(CRC even)	(end)	X			
MHCOL	will DAT4	0/1/2×	b4	b4		b4	b4	b15		60 b0	b0	1	x in	286	Mycan	Why when
11,	M DAT4	(start) X	(odd)	(even)	<	(odd)	(even)	(CRC odd)	•••	(CRC odd)	(CRC even)	(end)	X All		17,	11,
			b3	b3		b3	b3	b15		b0	b0					
	DAT3	0 (start) X	(odd)	(odd)		(odd)	(even)	(CRC odd)		(CRC odd)	(CRC even)	1 (end)	X			
								b15		b0	b0					
	DAT2	0 (start) X	b2 (odd)	b2 (even)		b2 (odd)	b2 (even)	(CRC		(CRC	(CRC	1 (end)	Х			
								odd)		b0	even)					
	DAT1	0 (start) X	b1 (odd)	b1 (even)		b1 (odd)	b1 (even)	b15 (CRC		(CRC	b0 (CRC	1 (end)	х			
						1		odd)		odd)	evenij					
	DAT0	0 (start) X	b0 (odd)	b0 (even)		b0 (odd)	b0 (even)	b15 (CRC		b0 (crc	b0 (CRC	1 (end)	х			
		()	√				(cveii)	odd) ∢		odd)	even)	,,				
			1	Blo	ck Length	/2	. 1			CRC	- 1					




NOTE

- Bytes data are not interleaved but CRCs are interleaved.
- Start and end bits are only valid on the rising edge ("X" indicates "undefined").

Figure 7-6 Data Packet Format for DDR in HS400 Mode





NOTE

- Bytes data are not interleaved but CRCs are interleaved.
- Start bits are valid when Data Strobe is High and Low.
- End bits are only valid when Data Strobe is High ("X" indicates "undefined").




7.2.3.6 Data Transfer

My Year

Data transfers to or from the SD/eMMC card are done in blocks. Single and multiple block operations are widely used during data transfer.


The following figure shows the single-block and multi-block read operation.

Figure 7-7 Single-Block and Multi-Block Read Operation



The following figure shows the single-block and multi-block write operation.

Figure 7-8 Single-Block and Multi-Block Read Operation



7.2.3.7 Bus Speed Modes

The following table shows the bus speed modes supported by SD 3.0.

Table 7-5 Speed Modes Supported by SD 3.0

Mode	I/O Voltage	Bus Width	Frequency	Throughput
SDR104	1.8 V	1, 4 bits	0 to 208 MHz	0 to 104 MB/s

with Aces

MHCS



Mode	I/O Voltage	Bus Width Frequency		Throughput	
SDR50	1.8 V	1, 4 bits	0 to 100MHz	0 to 50 MB/s	
DDR50 MY MY	1.8 V 1/1/0°	1, 4 bits 11	0 to 50 MHz	0 to 50 MB/s 1111	
SDR25	1.8 V	1, 4 bits	0 to 50 MHz	0 to 25 MB/s	
SDR12	1.8 V	1, 4 bits	0 to 25 MHz	0 to 12 MB/s	
High Speed Mode (HS)	3.3 V	1, 4 bits	0 to 50 MHz	0 to 25 MB/s	
Default Speed Mode (DS)	3.3 V	1, 4 bits	0 to 25 MHz	0 to 12 MB/s	

The following table shows the bus speed modes supported by eMMC 5.0.

Table 7-6 Speed Modes Supported by eMMC 5.0

Mode	Data Rate	I/O Voltage	Bus Width	Frequency	Throughput
Backwards Compatibility with legacy MMC card	Single	3 V/1.8 V	1, 4, 8 bits	0 to 26 MHz	0 to 26 MB/s
High Speed SDR	Single	3 V/1.8 V	1, 4, 8 bits	0 to 52 MHz	0 to 52 MB/s
High Speed DDR	Dual	3 V/1.8 V	4, 8 bits	0 to 52 MHz	0 to 104 MB/s
HS200	Single	1.8 V	4, 8 bits	0 to 200 MHz	0 to 200 MB/s
HS400	Dual	1.8 V	8 bits	0 to 200 MHz	0 to 400 MB/s



D1 does not support the bus width of 8 bits.

7.2.3.8 Phase Offset of the Command and Data

You can configure the phase offset of the command and data by the **SMHC_DRV_DL** register.

SDR Mode

The following figure shows the phase offset of SDR command and data.

N/Y

MYCS

9 _M



Figure 7-9 Phase Offset of Command and Data in SDR Mode




Table 7-7 Phase Offset of Command and Data in SDR Mode

Drive Delay	Command	Data
0	The command is updated in 90° clock position	The data is updated in 90° clock position
1	The command is updated in 180° clock position	The data is updated in 180° clock position

DDR4 Mode

The following figure shows the phase offset of DDR4 command and data.

Figure 7-10 Phase Offset of Command and Data in DDR4 Mode (SMHC_NTSR[31] = 0)




Figure 7-11 Phase Offset of Command and Data in DDR4 Mode

Drive Delay	Command	Data	
0	The command is updated in 90° clock	The data is updated in 90° or 270° clock	
U	position	position	



Drive Delay	Command	Data		
AST WHEET	(20, (20,	The data is updated in 0° or 180° clock position in the same and the same are same as the same are sam		

DDR4 (2x) Mode

The following figure shows the phase offset of DDR4 (2x mode) command and data.

Figure 7-12 Phase Offset of Command and Data in DDR4 (2x Mode) (SMHC_NTSR[31] = 1)




Table 7-8 Phase Offset of Command and Data in DDR4 (2x) Mode

Drive Delay	Command	Data
0	The command is updated in 45° clock position	The data is updated in 45° or 225° clock position
	The command is updated in 90° clock position	The data is updated in 90° or 270° clock position

7.2.3.9 Internal DMA Controller Description

The SMHC has an internal DMA controller (IDMAC) to transfer data between the host memory and SMHC port. With a descriptor, the IDMAC can efficiently move data from the source to destination by automatically loading the next DMA transfer arguments, which needs less CPU intervention. Before transferring data in the IDMAC, the host driver should construct a descriptor list, configure arguments of every DMA transfer, and then launch the descriptor and start the DMA.




The IDMAC has an interrupt controller. When enabled, it generates an interrupt to the HOST CPU in situations such as data transmission is completed or some error is happened.

IDMAC Descriptor Structure

The IDMAC uses a descriptor with a chain structure, and each descriptor points to a unique buffer and the next descriptor.

The following figure shows the internal formats of a descriptor.

Figure 7-13 IDMAC Descriptor Structure Diagram



This figure illustrates the internal formats of a descriptor. The descriptor address must be aligned to the bus width used for 32-bit buses. Each descriptor contains 16 bytes of control and status information.

DESO corresponds to the [31:0] bits, DES1 corresponds to the [63:32] bits, DES2 corresponds to the [95:64] bits, and DES3 corresponds the [127:96] bits in a descriptor.

The following table shows the bit definition of DESO.

Table 7-9 DESO Definition

Bits	Name	Description		
		DES_OWN_FLAG		
31	HQ£D cs	When set to 1, this bit indicates that the descriptor is owned by the		
May	HQLD HQL	IDMAC. When this bit is reset, it indicates that the descriptor is owned		
		by the host. This bit is cleared when the transfer is over.		
30	ERROR	ERR_FLAG		
30	ERROR	When some errors happen in transfer, this bit will be set to 1.		
29:5	/	/		
		CHAIN_MOD		
4	Chain Flag	When set to 1, this bit indicates that the second address in the		
		descriptor is the next descriptor address. It must be set to 1.		
		FIRST_FLAG		
3	First DES Flag	When set to 1, this bit indicates that this descriptor contains the first		
		buffer of data. It must be set to 1 in the first DES.		



Bits	Name	Description
1 ² 2	Rast DES Flag	When set to 1, this bit indicates that the buffers this descriptor points to are the last data buffer.
1	Disable Interrupt on completion	CUR_TXRX_OVER_INT_DIS When set to 1, this bit will prevent the setting of the TX/RX interrupt bit of the IDMAC status register for data that ends in the buffer the descriptor points to.
0	/	

The following table shows the bit definition of DES1.

Table 7-10 DES1 Definition

Bits	Name	Description	, ₁₀ 21	"Cal	, ical	1636
31:13	M. M.	Mrs. Mrs.	M.	ng,	Mr.	Mes
12:0	Buffer size	BUFF_SIZE The bits indicate th of 4 bytes. If this fie to the next descript	ld is 0, the DM			•

The following table shows the bit definition of DES2.

Table 7-11 DES2 Definition

Bits	Name	Descriptor
31:0	Buffer address pointer	BUFF_ADDR The bits indicate the physical address of the data buffer. It is a word address.

The following table shows the bit definition of DES3.

Table 7-12 DES3 Definition

Bits	Name		Descriptor
			NEXT_DESP_ADDR
31:0	Next	descriptor	The bits indicate the pointer to the physical memory where the next
31.0	address		descriptor is present.
			It is a word address.



7.2.3.10 Calibrating the Delay Chain

There are two delay chains in SMHC: data strobe delay chain and sample delay chain.

Data strobe delay chain: used to generate delay to make proper timing between Data Strobe and data signals.

Sample delay chain: used to generate delay to make proper timing between the internal card clock signal and data signals.

Each delay chain is made up with 64 delay cells. The delay time of one delay cell can be estimated through delay chain calibration.

Follow the steps below to calibrate the delay chain:

- **Step 1** Enable SMHC. In order to calibrate the delay chain by the operation registers in SMHC, the SMHC must be enabled through SMHC Bus Gating Reset Register and SMHCx Clock Register.
- Step 2 Configure a proper clock for SMHC. The delay chain calibration is based on the clock for SMHC from Clock Control Unit (CCU). The delay chain calibration is an internal function in SMHC and needs no devices. So it is unnecessary to open the clock signal for devices. The recommended clock frequency is 200 MHz.
- Step 3 Set proper initial delay value. Writing 0xA0 to delay control register enables Delay Software Enable (bit[7]) and sets initial delay value 0x20 to Delay chain (bit[5:0]). Then write 0x0 to delay control register to clear the value.
- **Step 4** Write 0x8000 to **delay control register** to start calibrating the delay chain.
- Step 5 Wait until the flag (bit14 in delay control register) of calibration done is set. The number of delay cells is shown at bit[13:8] in delay control register. The delay time generated by these delay cells is equal to the cycle of the SMHC clock nearly. This value is the result of calibration.
- **Step 6** Calculate the delay time of one delay cell according to the cycle of the SMHC clock and the result of calibration.

7.2.4 Programming Guidelines

7.2.4.1 Initializing SMHC

Before data and commands are exchanged between a card and the SMHC, the SMHC needs to be initialized. Follow the steps below to initialize the SMHC:

Step 1 Configure the corresponding GPIO register as an SMHC by Port Controller module; reset clock by writing 1 to SMHC BGR_REG[SMHCx_RST], and open clock gating by writing 1 to







- <u>SMHC_BGR_REG[SMHCx_GATING]</u>; select clock sources and set the division factor by configuring the <u>SMHCx_CLK_REG</u> (x = 0, 1) register.
- Step 2 Configure <u>SMHC_CTRL</u> to reset the FIFO and controller, and enable the global interrupt; configure <u>SMHC_INTMASK</u> to 0xFFCE to enable normal interrupts and error abnormal interrupts, and then register the interrupt function.
- Step 3 Configure <u>SMHC_CLKDIV</u> to open clock for devices; configure <u>SMHC_CMD</u> as the change clock command (for example 0x80202000); send the update clock command to deliver clocks to devices.
- Step 4 Configure <u>SMHC CMD</u> as a normal command. Configure <u>SMHC CMDARG</u> to set command parameters. Configure <u>SMHC CMD</u> to set parameters like whether to send the response, the response type, and the response length and then send the commands. According to the initialization process in the protocol, you can finish SMHC initialization by sending the corresponding command one by one.

7.2.4.2 Writing a Single Data Block

To write a single data block, follow the steps below:

- Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.
- Step 2 Configure SMHC FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC DLBA to determine the start address of the DMA descriptor.
- Step 3 To write one block data to sector1, configure SMHC_BYTCNT [BYTE_CNT] to 0x200 and configure the descriptor according to the data size; set the data sector address of CMD24 (Single Data Block Write) to 0x1, write 0x80002758 to SMHC_CMD, and send CMD24 command to write data to the device.
- **Step 4** Check whether <u>SMHC_RINTSTS</u>[CC] is 1. If yes, the command is sent successfully; otherwise, continue to wait until timeout, and then exit the process.
- Step 5 Check whether <u>SMHC_IDST</u>[TX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to <u>SMHC_IDST</u> to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.
- Step 6 Check whether <u>SMHC_RINTSTS</u>[DTC] is 1. If yes, the data transfer and CMD24 writing operations are completed. Otherwise, abnormity exists. Read <u>SMHC_RINTSTS</u> and <u>SMHC_STATUS</u> to query the existing abnormity.
- Step 7 Send CMD13 command to query whether the device writing operation is completed and returns to the idle status. For example, device RCA is 0x1234, first set SMHC_CMDARG to 0x12340000, write 0x8000014D to SMHC_CMD, go to step4 to ensure command transfer completed, and then check

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.











whether the highest bit of <u>SMHC_RESPO</u> (CMD13 response) is 1. If yes, the device is in the idle status, and the next command can be sent. Otherwise, the device is in the busy status. Continue to send CMD13 to wait for the device to enter the idle status until timeout.

7.2.4.3 Reading a Single Data Block

To read a single data block, follow the steps below:

- Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.
- Step 2 Configure <u>SMHC_FIFOTH</u> to determine the burst size and TX/RX trigger level. For example, if <u>SMHC_FIFOTH</u> is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure <u>SMHC_DLBA</u> to determine the start address of the DMA descriptor.
- Step 3 To read one block data from sector1, configure <u>SMHC_BYTCNT</u>[BYTE_CNT] to 0x200 and configure the descriptor according to the data size; set the data sector address of CMD17 command (Single Data Block Read) to 0x1, write 0x80002351 to <u>SMHC_CMD</u>, and send CMD17 command to read data from the device to DRAM/SRAM.
- **Step 4** Check whether <u>SMHC_RINTSTS[CC]</u> is 1. If yes, the command is sent successfully; otherwise, continue to wait until timeout, and then exit the process.
- Step 5 Check whether <u>SMHC_IDST[RX_INT]</u> is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to <u>SMHC_IDST</u> to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.
- Step 6 Check whether <u>SMHC RINTSTS[DTC]</u> is 1. If yes, data transfer and CMD17 reading operation are completed. Otherwise, abnormity exists. Read <u>SMHC RINTSTS</u> and <u>SMHC STATUS</u> to query the existing abnormity.

7.2.4.4 Writing Open-Ended Multiple Data Blocks (CMD25 + Auto CMD12)

To write open-ended multiple data blocks, follow the steps below:

Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.



- Step 2 Configure SMHC FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC_FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.
- Step 3 To write three blocks of data to sectors begin with sector0, configure SMHC BYTCNT[BYTE CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD25 command (Multiple Data Blocks Write) to 0x0, write 0x80003759 to SMHC CMD, and send CMD25 command to read data from the device to DRAM/SRAM.
- Step 4 Check whether SMHC RINTSTS [CC] is 1. If yes, the command is sent successfully; otherwise, continue to wait until timeout, and then exit the process.
- Step 5 Check whether SMHC IDST[RX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to **SMHC IDST** to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.
- Check whether SMHC RINTSTS[ACD] and SMHC RINTSTS[DTC] are both 1. If yes, the data transfer, Step 6 CMD12 transfer, and CMD25 writing operations are completed. Otherwise, abnormity exists. Read **SMHC_RINTSTS** and **SMHC_STATUS** to query the existing abnormity.
- Send CMD13 command to query whether the device writing operation is completed and returns to the idle status. For example, device RCA is 0x1234, first set **SMHC_CMDARG** to 0x12340000, write 0x8000014D to SMHC_CMD, go to step4 to ensure command transfer completed, and then check whether the highest bit of SMHC RESPO (CMD13 response) is 1. If yes, the device is in the idle status, and the next command can be sent. Otherwise, the device is in the busy status. Continue to send CMD13 to wait for the device to enter the idle status until timeout.

Reading Open-Ended Multiple Data Blocks (CMD18 + Auto CMD12)

To read open-ended multiple data blocks, follow the steps below:

- Write 0x1 to SMHC CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure **SMHC IDIE** to enable the transfer interrupt, receive interrupt, and abnormal interrupt.
- Step 2 Configure SMHC_FIFOTH to determine the burst size and TX/RX trigger level. For example, if **SMHC_FIFOTH** is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure **SMHC DLBA** to determine the start address of the DMA descriptor.
- **Step 3** To read three blocks of data from sectors begin with sector0, configure **SMHC_BYTCNT**[BYTE_CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD18 command (Multiple Data Blocks Read) to 0x0, write 0x80003352 to SMHC_CMD, and send CMD18



- command to read data to the device. When the data transfer is completed, CMD12 will be sent automatically.
- Step 4 Check whether <u>SMHC_RINTSTS</u>[CC] is 1. If yes, the command is sent successfully, otherwise, continue to wait until timeout, and then exit the process.
- Step 5 Check whether <u>SMHC_IDST[RX_INT]</u> is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to <u>SMHC_IDST</u> to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.
- Step 6 Check whether SMHC_RINTSTS[ACD] and SMHC_RINTSTS[DTC] are both 1. If yes, data transfer, CMD12 transfer, and CMD18 reading operation are completed. Otherwise, abnormity exists. Read SMHC_RINTSTS and SMHC_STATUS to query the existing abnormity.

7.2.4.6 Writing Pre-Defined Multiple Data Blocks (CMD23 + CMD25)

To write pre-defined multiple data blocks, follow the steps below:

- Step 1 Write 0x1 to SMHC_CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.
- Step 2 Configure <u>SMHC_FIFOTH</u> to determine the burst size and TX/RX trigger level. For example, if <u>SMHC_FIFOTH</u> is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC_DLBA to determine the start address of the DMA descriptor.
- Step 3 To write three blocks of data, configure SMHC_CMDARG to 0x3 to specify the number of data blocks as three. Then write 0x80000157 to SMHC_CMD to send the CMD23 command. Check whether SMHC_RINTSTS [CC] is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.
- Step 4 Configure <u>SMHC_BYTCNT</u>[BYTE_CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD25 command (Multiple Data Blocks Write) to 0x0, write 0x80002759 to <u>SMHC_CMD</u>, and send CMD25 command to write data to the device.
- **Step 5** Check whether <u>SMHC_RINTSTS</u>[CC] is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.
- Step 6 Check whether <u>SMHC_IDST</u>[TX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to <u>SMHC_IDST</u> to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.
- Step 7 Check whether SMHC_RINTSTS[DTC] is 1. If yes, the data transfer and CMD25 writing operations are completed. Otherwise, abnormity exists. Read SMHC_RINTSTS and SMHC_STATUS to query the existing abnormity.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Step 8 Send CMD13 command to query whether the device writing operation is completed and returns to the idle status. For example, device RCA is 0x1234, first set SMHC CMDARG to 0x12340000, write 0x8000014D to SMHC CMD, go to step4 to ensure command transfer completed, and then check whether the highest bit of SMHC RESPO (CMD13 response) is 1. If yes, the device is in the idle status, and the next command can be sent. Otherwise, the device is in the busy status. Continue to send CMD13 to wait for the device to enter the idle status until timeout.

7.2.4.7 Reading Pre-Defined Multiple Data Blocks (CMD23 + CMD18)

To read pre-defined multiple data blocks, follow the steps below:

- Step 1 Write 0x1 to SMHC CTRL[DMA_RST] to reset the internal DMA controller; write 0x82 to SMHC_IDMAC to enable the IDMAC interrupt and configure AHB master burst transfers; configure SMHC_IDIE to enable the transfer interrupt, receive interrupt, and abnormal interrupt.
- Step 2 Configure SMHC FIFOTH to determine the burst size and TX/RX trigger level. For example, if SMHC FIFOTH is configured as 0x300F00F0, it indicates the burst size is 16, TX_TL is 15, and RX_TL is 240. Configure SMHC DLBA to determine the start address of the DMA descriptor.
- Step 3 To read three blocks of data, configure SMHC CMDARG to 0x3 to specify the number of data blocks as three. Then write 0x80000157 to SMHC CMD to send the CMD23 command. Check whether SMHC RINTSTS [CC] is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.
- Step 4 Configure SMHC_BYTCNT [BYTE_CNT] to 0x600 and configure the descriptor according to the data size; set the data sector address of CMD18 (Multiple Data Blocks Read) to 0x0, write 0x80002352 to SMHC_CMD, and send CMD18 command to read data from device to DRAM/SRAM.
- Step 5 Check whether <u>SMHC_RINTSTS[CC]</u> is 1. If yes, the command is sent successful; otherwise, continue to wait until timeout, and then exit the process.
- Step 6 Check whether <u>SMHC_IDST</u>[TX_INT] is 1. If yes, the data transfer for writing DMA is completed. Write 0x337 to <u>SMHC_IDST</u> to clear the interrupt flag. Otherwise, continue to wait until timeout, and then exit the process.
- Step 7 Check whether <u>SMHC_RINTSTS</u>[DTC] is 1. If yes, the data transfer and CMD18 writing operations are completed. Otherwise, abnormity exists. Read <u>SMHC_RINTSTS</u> and <u>SMHC_STATUS</u> to query the existing abnormity.



7.2.5 Register List

Module Name	Base Address	, year	year	west.	west.	, year
SMHC0 MES	0x04020000	M.	M,	M,	M,	M,
SMHC1	0x04021000					
SMHC2	0x04022000			•		

Register Name	Offset	Description
SMHC_CTRL	0x0000	Control Register
SMHC_CLKDIV	0x0004	Clock Control Register
SMHC_TMOUT	0x0008	Time Out Register
SMHC_CTYPE	0x000C	Bus Width Register
SMHC_BLKSIZ	0x0010	Block Size Register
SMHC_BYTCHT	0x0014	Byte Count Register
SMHC_CMD	0x0018	Command Register
SMHC_CMDARG	0x001C	Command Argument Register
SMHC_RESP0	0x0020	Response 0 Register
SMHC_RESP1	0x0024	Response 1 Register
SMHC_RESP2	0x0028	Response 2 Register
SMHC_RESP3	0x002C	Response 3 Register
SMHC_INTMASK	0x0030	Interrupt Mask Register
SMHC_MINTSTS	0x0034	Masked Interrupt Status Register
SMHC_RINTSTS	0x0038	Raw Interrupt Status Register
SMHC_STATUS	0x003C	Status Register
SMHC_FIFOTH	0x0040	FIFO Water Level Register
SMHC_FUNS	0x0044	FIFO Function Select Register
SMHC_TCBCNT	0x0048	Transferred Byte Count between Controller and Card
SMHC_TBBCNT	0x004C	Transferred Byte Count between Host Memory and Internal FIFO
SMHC_DBGC	0x0050	Current Debug Control Register
SMHC_CSDC	0x0054	CRC Status Detect Control Registers
SMHC_A12A	0x0058	Auto Command 12 Argument Register
SMHC_NTSR	0x005C	SD New Timing Set Register
SMHC_HWRST	0x0078	Hardware Reset Register
SMHC_IDMAC	0x0080	IDMAC Control Register

MACSI,



Register Name	Offset	Description
SMHC_DLBA	0x0084	Descriptor List Base Address Register
SMHC_IDST	0x0088	IDMAC Status Register
SMHC_IDIE	0x008C	IDMAC Interrupt Enable Register
SMHC_THLD	0x0100	Card Threshold Control Register
SMHC_SFC	0x0104	Sample FIFO Control Register
SMHC_A23A	0x0108	Auto Command 23 Argument Register
EMMC_DDR_SBIT_DET	0x010C	eMMC4.5 DDR Start Bit Detection Control Register
SMHC_EXT_CMD	0x0138	Extended Command Register
SMHC_EXT_RESP	0x013C	Extended Response Register
SMHC_DRV_DL	0x0140	Drive Delay Control Register
SMHC_SMAP_DL	0x0144	Sample Delay Control Register
SMHC_DS_DL	0x0148	Data Strobe Delay Control Register
SMHC_HS400_DL	0x014¢	HS400 Delay Control Register
SMHC_FIFO	0x0200	Read/Write FIFO

7.2.6 **Register Description**

7.2.6.1 0x0000 SMHC Global Control Register (Default Value: 0x0000_0100)

	Offset: 0x0000			Register Name: SMHC_CTRL			
	Bit	Read/Write	Default/Hex	Description			
		,		FIFO_AC_MOD			
	21	D /\A/	00	FIFO Access Mode			
	31	R/W	0x0 _{est}	NO DMA bus Hear Hear Hear			
1				1: AHB bus			
	30:13	/	/	/			
		R/W	0x0	TIME_UNIT_CMD			
				Time unit for command line			
	12			The time unit is used to calculate the command line time out value			
	12			defined in RTO_LMT.			
				0: 1 card clock period			
				1: 256 card clock period			
















































Offset	: 0x0000		Register Name: SMHC_CTRL			
Bit	Read/Write	Default/Hex	Description & &			
11	R/W	0x0	TIME_UNIT_DAT Time unit for data line Time unit is used to calculate the data line time out value defined in DTO_LMT. 0: 1 card clock period			
10	R/W	0x0	1: 256 card clock period DDR_MOD_SEL DDR Mode Select Although the HS400 speed mode of eMMC is 8-bit DDR, this field should be cleared when HS400_MD_EN is set. 0: SDR mode 1: DDR mode			
8	R/W	0x1	CD_DBC_ENB Card Detect (Data[3] status) De-bounce Enable 0: Disable de-bounce 1: Enable de-bounce			
7:6	1	1	/			
5	R/W	0x0	DMA_ENB DMA Global Enable 0: Disable DMA to transfer data via AHB bus 1: Enable DMA to transfer data			
4	R/W	0x0	INT_ENB Global Interrupt Enable O: Disable interrupts 1: Enable interrupts			
3	/	/	/			
2	R/W	0x0	DMA_RST DMA Reset			
1	R/W	0x0	FIFO_RST FIFO Reset 0: No effect 1: Reset the FIFO This bit is auto-cleared after the completion of the reset operation.			



Offset	: 0x0000		Register Name: SMHC_CTRL			
Bit	Read/Write	Default/Hex	Description & S			
AN S	Mi	ill's	SOFT_RST ME ME ME ME ME			
			Software Reset			
0	R/W	0x0	0: No effect			
			1: Reset SD/MMC controller			
			This bit is auto-cleared after the completion of reset operation.			

7.2.6.2 0x0004 SMHC Clock Control Register (Default Value: 0x0000_0000)

Offset: 0	x0004	1-1	Register Name: SMHC_CLKDIV		
Bit	Read/Write	Default/Hex	Description		
731	R/W	0x0 which	0: Do not mask dataQ when update clock 1: Mask dataO when update clock		
30:18	1	1	/		
17	R/W	0x0 0x0	CCLK_CTRL Card Clock Output Control 0: Card clock is always on. 1: Turn off card clock when FSM is in IDLE state. CCLK_ENB Card Clock Enable 0: Card Clock is off. 1: Card Clock is on.		
15:8 7:0	/ which is	0x0	CCLK_DIM Card Clock Divider n: Source clock is divided by 2*n. (n = 0 to 255) When HS400_MD_EN is set, this field must be cleared.		

NV YCST

11458L



7.2.6.3 0x0008 SMHC Timeout Register (Default Value: 0xFFFF_FF40)

Offset: 0	x0008	Wheat MHAS	Register Name: SMHC_TMOUT
Bit	Read/Write	Default/Hex	Description
			DTO_LMT
			Data Timeout Limit
			This field can set the time that the host waits for the data from
			the device.
			Ensure to communicate with the device, this field must be set
			to the maximum that is greater than the time N_{AC} .
31:8	R/W	0xffffff	About the $N_{\rm AC}$, the explanation is as follows:
02.0	1,7 **		When Host read data, data transmission from the Device starts
		* \	after the access time delay $N_{\scriptscriptstyle AC}$ beginning from the end bit of
	ningear 1	reer we	the read command (ACMD51, CMD8, CMD17, and CMD18).
20			When the host reads multiple block (CMD18), a next block's
Mycai			data transmission from the Device starts after the access time
			delay $N_{\rm AC}$ beginning from the end bit of the previous block.
			When the host writes data, the value is no effect.
7:0	R/W	0v40	RTO_LMT
7.0	IX/ VV	0x40	Response Timeout Limit

7.2.6.4 0x000C SMHC Bus Width Register (Default Value: 0x0000_0000)

Offset: 0	x000C		Register Name: SMHC_CTYPE
Bit	Read/Write	Default/Hex	Description
31:2	/	1	/
West	Hycan	rycar which	CARD_WIDE HEET HEET HEET HEET
a,	11, 1	N,	Card Width
1:0	R/W	0x0	00: 1-bit width
			01: 4-bit width
			1x: 8-bit width

7.2.6.5 0x0010 SMHC Block Size Register (Default Value: 0x0000_0200)

Offset: 0	x0010		Register Name: SMHC_BLKSIZ
Bit	Read/Write	Default/Hex	Description
31:16	/	1	/

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0010		Register Name:	SMHC_BLKSI	Z		
Bit	Read/Write	Default/Hex	Description	regil	Tis.	lks.	183.
15.0	R/W	0,200	BLK_SZ	rily.	in	ilis	iki
15:0	K/ VV	0x200	Block Size				

7.2.6.6 0x0014 SMHC Byte Count Register (Default Value: 0x0000_0200)

Offset: 0x0014			Register Name: SMHC_BYTCNT
Bit	Read/Write	Default/Hex	Description
		0x200	BYTE_CNT
31:0	R/W		Byte counter
31.0			The number of bytes to be transferred. It must be integer
200	100		multiple of Block Size (BLK_SZ) for block transfers.

7.2.6.7 0x0018 SMHC Command Register (Default Value: 0x0000_0000)

Offset: 0	x0018		Register Name: SMHC_CMD
Bit	Read/Write	Default/Hex	Description
			CMD_LOAD
			Start Command
			This bit is automatically cleared when the current command is
31	R/W	0x0	sent. If there is no response error happens, a command
			complete interrupt bit (CMD_OVER) will be set in the interrupt
			register. Do not write any other commands until this bit is
JC8L	acal.	7681	cleared.
30:29	KIN I	ill with	I The The The The
			VOL_SW
28	D /144	0x0	Voltage Switch
20	R/W		0: Normal command
			1: Voltage switch command, set for CMD11 only.
			BOOT_ABT
27	R/W	0x0	Boot Abort
			Setting this bit will terminate the boot operation.



Offset: 0)x0018		Register Name: SMHC_CMD		
Bit	Read/Write	Default/Hex	Description		
Me The	My "	ich just	EXP_BOOT_ACK WT WT WT		
26	R/W	0x0	Expect Boot Acknowledge When the software sets this bit along in mandatory boot operation, the controller expects a boot acknowledge start pattern of 0-1-0 from the selected card.		
25:24	R/W	0x0	BOOT_MOD Boot Mode O0: Normal command O1: Mandatory Boot operation 10: Alternate Boot operation 11: Reserved		
23:22	1	1	1		
whitest	ulycai ,	My Mys	PRG_CLK _N C ^{DT} _{NH} C ^{DT} _{NH} C ^{DT} _{NH} C ^{DT} _{NH} C ^{DT}		
21	R/W	0x0	0: Normal command		
			1: Change Card Clock When this bit is set, the controller will change the clock domain and clock output. No commands will be sent.		
20:16	/	/	/		
15	R/W	0x0	SEND_INIT_SEQ Send Initialization 0: Normal command sending 1: Send initialization sequence before sending this command.		
14	R/W	OxO WHYE	STOP_ABT_CMD Stop Abort Command 0: Normal command sending 1: Send Stop or Abort command to stop the current data transfer in progress. (CMD12, CMD52 for writing "I/O Abort" in SDIO CCCR)		
13	R/W	0x0	WAIT_PRE_OVER Wait for Data Transfer Over 0: Send command at once, does not care about data transferring. 1: Wait for data transfer completion before sending the current command.		

MyCs

My Car



Offset: 0	x0018		Register Name: SMHC_CMD
Bit	Read/Write	Default/Hex	Description
ACT.	in the	ich just	STOP_CMD_FLAG WT WT WT
			Send Stop CMD Automatically (CMD12)
			0: Do not send stop command at the end of the data transfer.
12	R/W	0x0	1: Send stop command automatically at the end of the data
			transfer.
			If set, the SMHC_RESP1 will record the response of auto
			CMD12.
			TRANS_MODE
11	R/W	0x0	Transfer Mode
	,		0: Block data transfer command
			1: Stream data transfer command
	R/W	NOXO MHYC	TRANS_DIR
M10			Transfer Direction Hall Hall Hall Hall Hall Hall Hall Hal
			0: Read operation
			1: Write operation
	R/W	0x0	DATA_TRANS
9			Data Transfer
			0: Without data transfer
			1: With data transfer
		0x0	CHK_RESP_CRC
8	R/W		Check Response CRC
			0: Do not check response CRC
			1: Check response CRC
			LONG_RESP
Zar	R/W	0x0	Response Type
all,	Mu.	Verly 0×0	0: Short Response (48 bits)
			1: Long Response (136 bits)
			RESP_RCV
6	R/W	0x0	Response Receive
			0: Command without response
			1: Command with response
			CMD_IDX
5:0	R/W	0x0	CMD Index
			Command index value

MYCSI

1081

17 🗸



7.2.6.8 0x001C SMHC Command Argument Register (Default Value: 0x0000_0000)

H_{Cal},

Offset: 0	x001C	nty coll	Register Name: SMHC_CMDARG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	CMD_ARG
31.0	N/ VV	UXU	Command argument

7.2.6.9 0x0020 SMHC Response 0 Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: SMHC_RESP0	
Bit	Read/Write	Default/Hex	Description	
		1/1/	CMD_RESP0	
31:0	R	0x0	Response 0	
Mesu	1146811	in testing	Bit[31:0] of response	HACOLL HACOLL

MYCSI

7.2.6.10 0x0024 SMHC Response 1 Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: SMHC_RESP1
Bit	Read/Write	Default/Hex	Description
			CMD_RESP1
31:0	R	0x0	Response 1
			Bit[63:31] of response

7.2.6.11 0x0028 SMHC Response 2 Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: SMHC_RESP2
Bit	Read/Write	Default/Hex	Description
			CMD_RESP2
31:0	R	0x0	Response 2
			Bit[95:64] of response



7.2.6.12 0x002C SMHC Response 3 Register (Default Value: 0x0000_0000)

Offset:	0x002C	whycan why	Register Name: SMHC_RESP3
Bit	Read/Write	Default/Hex	Description
			CMD_RESP3
31:0	R	0x0	Response 3
			Bit[127:96] of response

7.2.6.13 0x0030 SMHC Interrupt Mask Register (Default Value: 0x0000_0000)

Offset:	0x0030	(C-)(Register Name: SMHC_INTMASK
Bit	Read/Write	Default/Hex	Description
31	R/W _{call}	0x0	CARD_REMOVAL_INT_EN Card Removed Interrupt Enable
30	R/W	0x0	CARD_INSERT_INT_EN Card Inserted Interrupt Enable
29:17	1	1	/
16	R/W	0x0	SDIO_INT_EN SDIO Interrupt Enable
15	R/W	0x0	DEE_INT_EN Data End-bit Error Interrupt Enable
14	R/W	0x0	ACD_INT_EN Auto Command Done Interrupt Enable
13	R/W	0x0	DSE_BC_INT_EN Data Start Error Interrupt Enable
12	R/W	0x0 Who	CB_IW_INT_EN
11	R/W	0x0	FU_FO_INT_EN FIFO Underrun/Overflow Interrupt Enable
10	R/W	0x0	DSTO_VSD_INT_EN Data Starvation Timeout/V1.8 Switch Done Interrupt Enable
9	R/W	0x0	DTO_BDS_INT_EN Data Timeout/Boot Data Start Interrupt Enable
8	R/W	0x0	RTO_BACK_INT_EN Response Timeout/Boot ACK Received Interrupt Enable

Mycan



Offset	t: 0x0030		Register Name: SMHC_INTMASK
Bit	Read/Write	Default/Hex	Description &
7	R/W	0x0	DCE_INTERN WERE WERE
,	IN/ VV	UXU	Data CRC Error Interrupt Enable
6	D /\A/	0x0	RCE_INT_EN
0	R/W	UXU	Response CRC Error Interrupt Enable
5	R/W	0x0	DRR_INT_EN
5	K/VV		Data Receive Request Interrupt Enable
4	D/M	0x0	DTR_INT_EN
4	R/W		Data Transmit Request Interrupt Enable
3	R/W	0,0	DTC_INT_EN
3	K/ VV	0x0	Data Transfer Complete Interrupt Enable
2	D/M	0x0	CC_INT_EN
1CSIT	R/W	UXU	Command Complete Interrupt Enable
1	R/W	0x0	RE_INT_EN ME ME
1	n/ vv	UXU	Response Error Interrupt Enable
0	1	/	

7.2.6.14 0x0034 SMHC Masked Interrupt Status Register (Default Value: 0x0000_0000)

	Offset:	0x0034		Register Name: SMHC_MINTSTS
	Bit	Read/Write	Default/Hex	Description
	31	R	0x0	M_CARD_REMOVAL_INT
	31	IX.	UXU	Card Removed
	30	R MCall	.0x0	SM_CARD_INSERT
1	(30	" Miles	West oxolin	Card Inserted
	29:17	1	/	/
	16	D	0x0	M_SDIO_INT
	16 R	n		SDIO Interrupt
				M_DEE_INT
		R	0x0	Data End-bit Error
				When the bit is set during receiving data, it means that the host
	15			controller does not receive the valid data end bit.
				When the bit is set during transmitting data, it means that the
				host controller does not receive the CRC status token.
				This is a write-1-to-clear bit.



Offset:	0x0034		Register Name: SMHC_MINTSTS
Bit	Read/Write	Default/Hex	Description
14	R	0x0	M_ACD_INT Auto Command Done When set, it means auto-stop command (CMD12) completed.
13	R	0x0	M_DSE_BC_INT Data Start Error/Busy Clear When set during receiving data, it means that the host controller found an error start bit. When the bit is set during transmitting data, it means that the busy signal is cleared after the last block.
12	R	0x0	M_CB_IW_INT Command Busy and Illegal Write
11.	R	0x0	M_FU_FO_INT FIFO Underrun/Overflow
10	R	0x0	M_DSTO_VSD_INT Data Starvation Timeout/V1.8 Switch Done
9	R	0x0	M_DTO_BDS_INT Data Timeout/Boot Data Start
8	R	0x0	M_RTO_BACK_INT Response Timeout/Boot ACK Received
7	R	0x0	M_DCE_INT Data CRC Error When the bit is set during receiving data, it means that the received data have data CRC error. When the bit is set during transmitting data, it means that the received CRC status taken is possible.
6	R R	0x0	M_RCE_INT Response CRC Error
5	R	0x0	M_DRR_INT Data Receive Request When set, it means that there are enough data in FIFO during receiving data.
4	R	0x0	M_DTR_INT Data Transmit Request When set, it means that there is enough space in FIFO during transmitting data.

Mes.

in year



Offset	: 0x0034		Register Name: SMHC_MINTSTS
Bit	Read/Write	Default/Hex	Description
3	R	0x0	M_DTC_4NT MAY MAY MAY
5	n	UXU	Data Transfer Complete
2	2 5	0x0	M_CC_INT
2	R		Command Complete
			M_RE_INT
1	R	0x0	Response Error
1	I N		When set, Transmit Bit error or End Bit error or CMD Index error
			may occurs.
0	/	1	/

7.2.6.15 0x0038 SMHC Raw Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	0x0038		Register Name: SMHC_RINTSTS
Bit	Read/Write	Default/Hex	Description
			CARD_REMOVAL
31	R/W1C	0x0	Card Removed
			Write 1 to clear this bit.
			CARD_INSERT
30	R/W1C	0x0	Card Inserted
			Write 1 to clear this bit.
29:17	1	1	//
			SDIOI_INT
16	R/W1C	0x0	SDIO Interrupt
My Marie	MUNCO.	My My	Write 1 to clear this bit.
			DEE
			Data End-bit Error
			When the bit is set during receiving data, it means that the host
15	R/W1C	0x0	controller does not receive the valid data end bit.
			When the bit is set during transmitting data, it means that the
			host controller does not receive the CRC status token.
			Write 1 to clear this bit.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	0x0038		Register Name: SMHC_RINTSTS
Bit	Read/Write	Default/Hex	Description
all de	in	ins ins	ACD WHITE WHITE WHITE WHITE
14	R/W1C	0x0	Auto Command Done When set, it means that the auto-stop command (CMD12) is completed. Write 1 to clear this bit.
13	R/W1C	0x0	DSE_BC Data Start Error/Busy Clear When the bit is set during receiving data, it means that the host controller found an error start bit. When the bit is set during transmitting data, it means that the busy signal is cleared after the last block. Write 1 to clear this bit.
12 National Property of the 1982 Nat	R/W1C	0x0	CB_IW Command Busy and Illegal Write Write 1 to clear this bit.
11	R/W1C	0x0	FU_FO FIFO Underrun/Overflow Write 1 to clear this bit.
10	R/W1C	0x0	DSTO_VSD Data Starvation Timeout/V1.8 Switch Done Write 1 to clear this bit.
9	R/W1C	0x0	DTO_BDS Data Timeout/Boot Data Start When the bit is set during receiving data, it means that some of the channel of DATA[3:0] lack of the start bit. Write 1 to clear this bit.
8	R/W1C	0x0	RTO_BACK Response Timeout/Boot ACK Received Write 1 to clear this bit.
7	R/W1C	0x0	DCE Data CRC Error When the bit is set during receiving data, it means that the received data have data CRC error. When the bit is set during transmitting data, it means that the received CRC status taken is negative. Write 1 to clear this bit.

MyCo.

Mesi

M,,

3 .%



"WACSU

Offset:	0x0038		Register Name: SMHC_RINTSTS
Bit	Read/Write	Default/Hex	©Description & &
AN STATE	The same	My My	RCE ME ME ME ME ME
6	R/W1C	0x0	Response CRC Error
			Write 1 to clear this bit.
			DRR
			Data Receive Request
5	R/W1C	0x0	When set, it means that there are enough data in FIFO during
			receiving data.
			Write 1 to clear this bit.
			DTR
		1	Data Transmit Request
4	R/W1C	0x0	When set, it means that there is enough space in FIFO during
			transmitting data.
WACSI.	"HACSI"	WASH WASH	Write 1 to clear this bits
		•	DTC
			Data Transfer Complete
3	R/W1C	0x0	When set, it means that the current command completes even
		4	through error occurs.
		4	Write 1 to clear this bit.
			CC
			Command Complete
2	R/W1C	0x0	When set, it means that the current command completes even
			through error occurs.
		/	Write 1 to clear this bit.
			RE
ACSIL.	D (144)CBIT	100×0 1100	Response Error
1/1	R/W1C	Villy 0x0	When set, it means that the transmit bit error, end bit error, or CMD index error may occur.
			Write 1 to clear this bit.
	1	/	
0	/	/	



7.2.6.16 0x003C SMHC Status Register (Default Value: 0x0000_0006)

			_	ς	λ	>
		Ġ.	C	ď	U	
	-		1	_		
X	`	ı.	2			

Offset:	0x003C	uhycan uhyc	Register Name: SMHC_STATUS
Bit	Read/Write	Default/Hex	Description
			DMA_REQ
31	R	0x0	DMA Request
			DMA request signal state
30:26	/	/	
			FIFO_LEVEL
25:17	R	0x0	FIFO Level
			Number of filled locations in FIFO
			RESP_IDX
16:11	R	0x0	Response Index
		OXO	Index of previous response, including any auto-stop sent by the
Mesu	hthegu.	in test	controller, A Market Ma
			FSM_BUSY
10	R	0x0	Data FSM Busy
			Data transmit or receive state-machine is busy.
		4	CARD_BUSY
		1	Card Data Busy
9	R	0x0	Inverted version of DATA[0]
			0: Card data is not busy.
			1: Card data is busy.
			CARD_PRESENT
			Data[3] Status
8	R	0x0	The level of DATA[3], checks whether the card is present.
Mest	in Cal	mean me	O: The card is not present.
W.	M.	M. M.	1: The card is present.

Mean



Offset:	0x003C		Register Name: SMHC_STATUS
Bit	Read/Write	Default/Hex	Description
	My	the this	FSM_STA
			Command FSM States
			0000: Idle
			0001: Send init sequence
			0010: TX CMD start bit
			0011: TX CMD TX bit
			0100: TX CMD index + argument
			0101: TX CMD CRC7
7:4	R	0x0	0110: TX CMD end bit
7.4	IX.	UXU	0111: RX response start bit
		1	1000: RX response IRQ response
			1001: RX response TX bit
Mycan	1146317	investr inve	1010: RX response CMD index
8.	w.	n, h,	1011: RX response data
`			1100: RX response CRC7
			1101: RX response end bit
			1110: CMD path wait NCC
_			1111: Wait; CMD-to-response turn around
			FIFO_FULL
3	R	0x0	FIFO Full
		OXO (0: FIFO is not full
			1: FIFO is full
		/	FIFO_EMPTY
2	R	0x1	FIFO Empty
Call	. Call	cal c	0: FIFO is not empty
JUN STEEL	MAN	Kily Villa	1: FIFO is empty with which which
			FIFO_TX_LEVEL
1	R	0x1	FIFO TX Water Level Flag
-	TX .	OXI	0: FIFO does not reach the transmit trigger level
			1: FIFO reaches the transmit trigger level
			FIFO_RX_LEVEL
0	R	0x0	FIFO RX Water Level Flag
			0: FIFO does not reach the receive trigger level.
			1: FIFO reaches the receive trigger level.

Megi

14.



7.2.6.17 0x0040 SMHC FIFO Water Level Register (Default Value: 0x000F_0000)

				<	\
		,	9	δ	
	_	7,	J		
1.		. 7			

Offset:	0x0040	Whitely White	Register Name: SMHC_FIFOTH
Bit	Read/Write	Default/Hex	Description
31	1	/	1
			BSIZE_OF_TRANS
			Burst Size of Multiple Transaction
			000: 1 transfers
			001: 4
			010: 8
			011: 16
		CX	Others: Reserved
30:28	R/W	0x0	It should be programmed the same as the DMA controller
			multiple transaction size. The units for the transfer are the
Mean	Wear!	ovean inve	DWORD. A single transfer would be signaled based on this
1	'M'	y, y,	value. The value should be sub-multiple of (RX_TL + 1) and
\			(FIFO_DEPTH - TX_TL)
			Recommended:
			FIFO_DEPTH = 256, FIFO_SIZE = 256 * 32 = 1K
27.04			MSize = 16, TX_TL = 240, RX_TL = 15
27:24		/	
			RX_TL
			RX Trigger Level
			0x0 to 0xFE: The RX trigger level is from 0 to 254.
			0xFF: Reserved
22.46	D /AA	0.5	Indicates the FIFO threshold for the FIFO request host to receive
23:16	R/W	0xF	data from the FIFO. When the FIFO data level is greater than
CACSU.	in year	MHCSIT MHC	this value, the DMA request is raised if DMA enabled, or the RX interrupt bit is set if interrupt enabled. At the end of the packet,
	In.	1,	if the last transfer is less than this level, the value is ignored and
			the relative request will be raised as usual.
			Recommended: 15 (means greater than 15)
15:8	/	/	/
13.0	'	l ′	'

14781C

17.



Offset	t: 0x0040		Register Name: SMHC_FIFOTH
Bit	Read/Write	Default/Hex	Description
ALL S	No.	the this	TX_TL We will will will will will
			TX Trigger Level
			0x1 to 0xFF: The TX trigger level is 1 to 255.
			0x0: No trigger
7:0	R/W	0x0	Indicates the FIFO threshold for the FIFO request host to transmit data to the FIFO. When the FIFO data level is less than or equal to this value, the DMA TX request is raised if DMA enabled, or TX request interrupt bit is set if interrupt enabled. At the end of the packet, if the last transfer is less than this level, the value is ignored and the relative request will be raised as usual.
			Recommended: 240 (means less than or equal to 240)

7.2.6.18 0x0044 SMHC Function Select Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0044		Register Name: SMHC_FUNS
Bit	Read/Write	Default/Hex	Description
31:3	1	1	/
			ABT_RDATA
			Abort Read Data
			0: Ignored
			1: After the suspend command is issued during the read-
2	R/W	0x0	transfer, the software polls card to find when the suspend
	,		happens. Once the suspend occurs, the software sets the bit to
Mycar	MASIC	athlesis who	reset the data state-machine, which is waiting for the next block of data.
			This bit is used in the SDIO card suspends sequence and is auto-
			cleared once the controller resets to the idle state.
			READ_WAIT
1	1 0/4/	0x0	Read Wait
1	R/W	UXU	0: Clear SDIO read wait
			1: Assert SDIO read wait

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0044		Register Name: SMHC_FUNS
Bit	Read/Write	Default/Hex	Description
all?	NE SIL	one me	HOST_SEND_MMC_IRQRESQ 1177 1177 1177
			Host Send MMC IRQ Response
			0: Ignored
			1: Send auto IRQ response
0	R/W	0x0	When the host is waiting for the MMC card interrupt response,
			setting this bit will make the controller cancel the waiting state
			and return to the idle state, at which time, the controller will
			receive the IRQ response sent by itself.
			This bit is auto-cleared after the response is sent.

7.2.6.19 0x0048 SMHC Transferred Byte Count Register 0 (Default Value: 0x0000_0000)

Offset: 0x0048			Register Name: SMHC_TBC0
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	TBCO Transferred Count 0 The number of bytes transferred between the card and internal FIFO. The register should be accessed in full to avoid read-coherency problems and read only after the data transfer completes.

7.2.6.20 0x004C SMHC Transferred Byte Count Register 1 (Default Value: 0x0000_0000)

Offset: (0x004C	whycai. why	Register Name: SMHC_TBC1
Bit	Read/Write	Default/Hex	Description
			TBC1
			Transferred Count 1
31:0	R	0x0	The number of bytes transferred between the Host/DMA
31.0	ı.	O/C	memory and internal FIFO.
			The register should be accessed in full to avoid read-coherency
			problems and read only after the data transfer completes.



7.2.6.21 0x0054 SMHC CRC Status Detect Control Register (Default Value: 0x0000_0003)

Offset: 0)x0054	whycer why	Register Name: SMHC_CSDC
Bit	Read/Write	Default/Hex	Description
31:4	/	/	1
			CRC_DET_PARA
3:0	R/W	0x3	110: HS400 speed mode
5.0			011: Other speed mode
			Others: Reserved

7.2.6.22 0x0058 SMHC Auto Command 12 Argument Register (Default Value: 0x0000_FFFF)

Offset: 0x0058			Register Name: SMHC_A12A
Bit	Read/Write	Default/Hex	Description Heat Heat Heat
31:16	1	1	1
	R/W	Oxffff	SD_A12A
15:0			Auto CMD12 Argument
15.0	1,7,00	OAIIII	The argument of command 12 automatically sent by the controller.

7.2.6.23 0x005C SMHC New Timing Set Register (Default Value: 0x8171_0000)

Offset: 0)x005C		Register Name: SMHC_NTSR
Bit	Read/Write	Default/Hex	Description
Misan	.ihycar	altycati why	MODE_SELECT MOST MOST MOST
31	R/W	0x1	0: Old mode of Sample/Output Timing
			1: New mode of Sample/Output Timing
30:25	/	/	/
			CMD_DAT_RX_PHASE_CLR
			Clear the input phase of command lines and data lines during
24	R/W	0x1	the update clock operation.
			0: Disabled
			1: Enabled
23	/	/	/



Offset: 0x005C			Register Name: SMHC_NTSR
Bit	Read/Write	Default/Hex	Description
Met.	My.	Med Med	DAT_CRE_STATUS_RX_PHASE_CLR
22	R/W	0x1	Clear the input phase of data lines before receiving the CRC status. 0: Disabled 1: Enabled
21	R/W	0x1	DAT_TRANS_RX_PHASE_CLR Clear the input phase of data lines before transferring the data. 0: Disabled 1: Enabled
			DAT_RECV_RX_PHASE_CLR
20	R/W	0x1	Clear the input phase of data lines before receiving the data.
		ONE ONE	0: Disabled
Mycan	"IACQ"	alitycon ality	1: Enabled Mark Mark Mark
19:17	1	1	/
16	R/W	0x1	CMD_SEND_RX_PHASE_CLR Clear command rx phase before sending the command. 0: Disabled 1: Enabled
15:10	/	7	/
9:8	R/W	0x0	DAT_SAMPLE_TIMING_PHASE 00: Sample timing phase offset 90 ⁰ 01: Sample timing phase offset 180 ⁰ 10: Sample timing phase offset 270 ⁰ 11: Sample timing phase offset 0 ⁰ (only for SD2 hs400 mode)
7:6	1 West	Mean in	
5:4	R/W	0x0	CMD_SAMPLE_TIMING_PHASE 00: Sample timing phase offset 90° 01: Sample timing phase offset 180° 10: Sample timing phase offset 270° 11: Ignore
3:1	/	/	/
			HS400_NEW_SAMPLE_EN
0	R/W	0x0	0: Disable hs400 new sample method 1: Enable hs400 new sample method

Mr. Acst.

Mycsi

.



7.2.6.24 0x0078 SMHC Hardware Reset Register (Default Value: 0x0000_0001)

Offset: 0x0078			Register Name: SMHC_HWRST
Bit	Read/Write	Default/Hex	Description
31:1	/	/	1
			HW_RST
			1: Active mode
0	R/W	0x1	0: Reset
			These bits cause the cards to enter the pre-idle state, which requires
			them to be re-initialized.

7.2.6.25 0x0080 SMHC IDMAC Control Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: SMHC_IDMAC
Bit	Read/Write	Default/Hex	Description of March March
31	W	0x0	DES_LOAD_CTRL When IDMAC fetches a descriptor, if the valid bit of a descriptor is not set, IDMAC FSM will go to the suspend state. Setting this bit will make the IDMAC refetch descriptor again and do the transfer normally.
30:11	1	1	
10:8	R	0x0	Reserved
7	R/W	0x0	IDMAC_ENB IDMAC Enable When set, the IDMAC is enabled.
6:2	R/W	0x0	Reserved
Mysal	MACSE	whycan .	Fixed Burst
1	R/W	0x0	Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, and INCR8 during the start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations.
0	R/W	0x0	IDMAC_RST DMA Reset When set, the DMA Controller resets all its internal registers. It is automatically cleared after 1 clock cycle.

Car

32 %



7.2.6.26 0x0084 SMHC Descriptor List Base Address Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: SMHC_DLBA_REG
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	DES_BASE_ADDR
			Start of Descriptor List
			Contains the base address of the First Descriptor.
			It is a word (4 Byte) address.

7.2.6.27 0x0088 SMHC IDMAC Status Register (Default Value: 0x0000_0000)

	Offset: 0x0088		77	Register Name: SMHC_IDST_REG
	Bit	Read/Write	Default/Hex	Description
10.	31:17 16:13	R with Call	0x0	Reserved with white white
•				IDMAC_ERR_STA Error Bits
	12:10	R	0x0	Indicates the type of error that caused a Bus Error. Valid only with Fatal Bus Error bit (IDST[2]) set. This field does not generate an interrupt. O01: Host Abort received during the transmission. O10: Host Abort received during the reception.
				Others: Reserved
10.		R/W1C	0×0	ABN_INT_SUM (AIS) Abnormal Interrupt Summary Logical OR of the following: IDST[2]: Fatal Bus Interrupt IDST[4]: Descriptor Unavailable Bit Interrupt IDST[5]: Card Error Summary Interrupt Only unmasked bits affect this bit.
				This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared.

MY YCAI

,_C3(

M,

33 ×



Offset: 0x0088			Register Name: SMHC_IDST_REG
Bit	Read/Write	Default/Hex	Description
My Cali	Mycali	Mycal.	NOR_INT_SUM (NIS) MOR_INT_SUM (NIS)
	4.		Normal Interrupt Summary
			Logical OR of the following:
8	R/W1C	0x0	IDST[0]: Transmit Interrupt
0	K/WIC	UXU	IDST[1]: Receive Interrupt
			Only unmasked bits affect this bit.
			This is a sticky bit and must be cleared each time a corresponding
			bit that causes NIS to be set is cleared.
7:6	/	/	1
		CX	ERR_FLAG_SUM
			Card Error Summary
			Indicates the status of the transaction to/from the card; also
Mycan	7.87	Car	present in RINTSTS. Indicates the logical OR of the following bits:
MAN	The string	night.	EBE: End Bit Error
5	R/W1C	0x0	RTO: Response Timeout
5	K/WIC	UXU	RCRC: Response CRC
			SBE: Start Bit Error
			DRTO: Data Read Timeout
		1	DCRC: Data CRC for Receive
			RE: Response Error
			Writing 1 clears this bit.
			DES_UNAVL_INT
			Descriptor Unavailable Interrupt
4	R/W1C	0x0	This bit is set when the descriptor is unavailable due to OWN bit =
			0 (DES0[31] =0).
CACSU	Car Car	in Call	Writing 1 clears this bit.
3	1 4	You,	
			FATAL_BERR_INT
			Fatal Bus Error Interrupt
2	R/W1C	0x0	Indicates that a Bus Error occurred (IDST[12:10]). When this bit is
			set, the DMA disables all its bus accesses.
			Writing 1 clears this bit.
			RX_INT
1	R/W1C	0x0	Receive Interrupt
1	N/ WIC	UXU	Indicates the completion of data reception for a descriptor.
			Writing 1 clears this bit.

MA

"WACSI

M,



Offset: 0x0088			Register Name: SMHC_IDST_REG
Bit	Read/Write	Default/Hex	Description
MyColl	Mycot	MyCol.	NTX_INT WHICE WHICE WHICE WHICE WHICE
	R/W1C	0x0	Transmit Interrupt
	R/WIC	UXU	Indicates that data transmission is finished for a descriptor.
			Writing 1 clears this bit.

7.2.6.28 0x008C SMHC IDMAC Interrupt Enable Register (Default Value: 0x0000_0000)

Offse	Offset: 0x008C		Register Name: SMHC_IDIE_REG
Bit	Read/Write	Default/Hex	Description
31:6	/	1	Y
5 an	R/W	0x0	ERR_SUM_INT_ENB Card Error Summary Interrupt Enable. When set, it enables the Card Interrupt Summary.
4	R/W	0x0	DES_UNAVL_INT_ENB Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the Descriptor Unavailable Interrupt is enabled.
3	1	1	
2	R/W	0x0	FERR_INT_ENB Fatal Bus Error Enable When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, the Fatal Bus Error Enable Interrupt is disabled.
	R/William	0ר ^{3/c} & ¹	RX_INT_ENB Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, the Receive Interrupt is disabled.
0	R/W	0x0	TX_INT_ENB Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, the Transmit Interrupt is disabled.

WACSU



7.2.6.29 0x0100 SMHC Card Threshold Control Register (Default Value: 0x0000_0000)

Offset:	0x0100	"Mall	Register Name: SMHC_THID
Bit	Read/Write	Default/Hex	Description
31:28	/	1	
27:16	R/W	0x0	CARD_WR_THLD
	.4		Card Read/Write Threshold Size
15:3	/	/	
			CARD_WR_THLD_ENB
			Card Write Threshold Enable
2	R/W	0x0	0: Card write threshold disabled
2	N/ VV	UXU	1: Card write threshold enabled
			Host controller initiates write transfer only if the card threshold
			amount of data is available in transmit FIFO.
Mycan	nitresin	"Ilyean	BCIG Busy Clear Interrupt Generation
1	R/W	0x0	0: Busy clear interrupt disabled
1	IV VV	UXU	1: Busy clear interrupt enabled
			The application can disable this feature if it does not want to wait
			for a Busy Clear Interrupt.
			CARD_RD_THLD_ENB
			Card Read Threshold Enable
0	R/W	0x0	0: Card read threshold disabled
J	IV VV	UXU	1: Card read threshold enabled
			Host controller initiates Read Transfer only if the CARD_RD_THLD
			amount of space is available in receive FIFO.

7.2.6.30 0x0104 SMHC Sample FIFO Control Register (Default Value: 0x0000_0006)

Offset: 0x0104			Register Name: SMHC_SFC
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/



Offset: 0x0104			Register Name: SMHC_SFC		
Bit	Read/Write	Default/Hex	Description		
WACSI	MyCal	Why Call	STOP_CLK_CTRL MA MA MA		
			Stop Clock Control		
			When receiving data, if CARD_RD_THLD_ENB is set and		
			CARD_RD_THLD is set the same with BLK_SZ, the device clock may		
			stop at the block gap during data receiving.		
4:1	R/W	0x3	This field is used to control the position of the stopping clock.		
			The value can be changed between 0x0 and 0xF, but actually, the		
			available value and the position of the stopping clock must be		
			decided by the actual situation.		
			The value increases one in this field is linked to one cycle (two cycles		
			in DDR mode) that the position of the stopping clock moved up.		
			BYPASS_EN		
0	R/W	0x0	Bypass enable		
1CSI	year	MCSI.	When set, sample FIFO will be bypassed.		

7.2.6.31 0x0108 SMHC Auto Command 23 Argument Register (Default Value: 0x0000_0000)

Offset: 0x0108			Register Name: SMHC_A23A		
Bit	Bit Read/Write Default/Hex		Description		
31:0	R/W	0x0	A23A Auto CMD23 Argument The argument of command 23 is automatically sent by controller with this field.		

7.2.6.32 0x010C SMHC eMMC4.5 DDR Start Bit Detection Control Register (Default Value: 0x0000_0000)

Offset: 0x010C			Register Name: EMMC_DDR_SBIT_DET
Bit	Read/Write	Default/Hex	Description
	R/W	0x0	HS400_MD_EN
			HS400 Mode Enable
31			0: Disabled
31	Tty vv	0.00	1: Enabled
			It is required to set this bit to '1' before initiating any data
			transfer CMD in HS400 mode.
30:1	/	/	/







Offset: 0x010C			Register Name: EMMC_DDR_SBIT_DET			
Bit	Read/Write	Default/Hex	Description			
My.	Media	Mes Me	HALF_START_BIT WE WE WANTED			
			Control for start bit detection mechanism inside mstorage based on duration of start bit.			
0	R/W	0x0	For eMMC 4.5, start bit can be:			
0	N/ VV	UXU	0: Full cycle			
			1: Less than one full cycle			
			Set HALF_START_BIT = 1 for eMMC 4.5 and above; set to 0 for SD			
			applications.			

7.2.6.33 0x0138 SMHC Extended Command Register (Default Value: 0x0000_0000)

Offset: 0x0138		Jean Jean	Register Name: SMHC_EXT_CMD			
Bit	Read/Write	Default/Hex	Description W W W			
31:1	1	/				
			AUTO_CMD23_EN			
			Send CMD23 Automatically			
0	R/W	0x0	When setting this bit, send CMD23 automatically before			
			sending the command specified in the SMHC_CMD register.			
			When SOFT_RST is set, this field will be cleared.			

7.2.6.34 0x013C SMHC Extended Response Register (Default Value: 0x0000_0000)

Offset: 0x013C			Register Name: SMHC_EXT_RESP				
Bit	Read/Write Default/Hex		Description	Mesil	Mest	124C81	Mest
	W.	11, 11,	SMHC_EXT_RESP	11,	11,	11,	11
31:0	R	0x0	When AUTO_CMD2	23_EN is set	t, this registe	stores the r	esponse
			of CMD23.				

7.2.6.35 0x0140 SMHC Drive Delay Control Register (Default Value: 0x0001_0000)

Offset: 0x0140			Register Name: SMHC_DRV_DL
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0140		Register Name: SMHC_DRV_DL
Bit	Read/Write	Default/Hex	Description
MYCat	Mylot	MyCal.	DAT_DRV_RHCSEL INVENTORY INVENTORY
			Data Drive Phase Select
			When 0x005C[31]=0:
			0: Data drive phase offset is 90° at SDR mode, 45° at DDR8 mode,
			and 90° at DDR4 mode.
17	R/W	0x0	1: Data drive phase offset is 180° at SDR mode, 90° at DDR8 mode,
			and 0° at DDR4 mode.
			When 0x005C[31]=1:
			0: Data drive phase offset is 90° at SDR mode, and 45° at DDR
		C 2	mode.
		* 1	1: Data drive phase offset is 180° at SDR mode, and 90° at DDR
			mode.
Near	West	Near.	CMD_DRV_PH_SEL Command Drive Phase Select
201	M	7/1	When 0x005C[31]=0:
			0: Command drive phase offset is 90° at SDR mode, 45° at DDR8
			mode, and 90° at DDR4 mode.
16	R/W	0x1	1: Command drive phase offset is 180° at SDR mode, 90° at DDR8
			mode, and 180° at DDR4 mode.
		PR0. 1	When 0x005C[31]=1:
			0: Command drive phase offset is 90° at SDR mode and 45° at DDR
			mode.
			1: Command drive phase offset is 180° at SDR mode and 90° at DDR
			mode.
15:0	/	/	

7.2.6.36 0x0144 SMHC Sample Delay Control Register (Default Value: 0x0000_2000)

Offset: 0x0144			Register Name: SMHC_SAMP_DL	
Bit	Bit Read/Write Default/Hex		Description	
31:16	/	/	/	
			SAMP_DL_CAL_START	
15	R/W	0x0	Sample Delay Calibration Start	
			When set, it means that start sample delay chain calibration.	



Bit Read/Write Default/Hex Description SAMP_DL_CAL_DONE Sample Delay Calibration Done When set, it means that sample delay chain calibration is do the result of calibration is shown in SAMP_DL. SAMP_DL Sample Delay It indicates the number of delay cells corresponding to the card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly. Generally, it is necessary to do drive delay calibration where	with lost
Sample Delay Calibration Done When set, it means that sample delay chain calibration is do the result of calibration is shown in SAMP_DL. SAMP_DL Sample Delay It indicates the number of delay cells corresponding to the card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly.	one and
When set, it means that sample delay chain calibration is do the result of calibration is shown in SAMP_DL. SAMP_DL Sample Delay It indicates the number of delay cells corresponding to the card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly.	one and
the result of calibration is shown in SAMP_DL. SAMP_DL Sample Delay It indicates the number of delay cells corresponding to the card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly.	one and
SAMP_DL Sample Delay It indicates the number of delay cells corresponding to the card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly.	
Sample Delay It indicates the number of delay cells corresponding to the card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly.	
13:8 R Ox20 It indicates the number of delay cells corresponding to the card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly.	
13:8 R 0x20 card clock. The delay time generated by these delay cells it to the cycle of the card clock nearly.	
13:8 R 0x20 to the cycle of the card clock nearly.	current
to the cycle of the card clock nearly.	is equal
Generally, it is necessary to do drive delay calibration wh	
	nen the
card clock is changed.	
This bit is valid only when SAMP_DL_CAL_DONE is set.	
SAMP_DL_SW_EN	
Sample Delay Software Enable	"Mycall
7 R/W 0x0 When set, it means that enable the sample delay spec	ified at
SAMP_DL_SW.	
6 / / /	
SAMP_DL_SW	
Sample Delay Software	
5:0 R/W 0x0 The relative delay between the clock line and command line.	ne, data
It can be determined according to the value of SAMP_DL, the	ne cycle
of the card clock and the input timing requirement of the c	- /

7.2.6.37 0x0148 SMHC Data Strobe Delay Control Register (Default Value: 0x0000_2000)

Offset:	0x0148		Register Name: SMHC_DS_DL
Bit	Read/Write	Default/Hex	Description
31:16	1	1	/
			DS_DL_CAL_START
15	R/W	0x0	Data Strobe Delay Calibration Start
			When set, it means that start sample delay chain calibration.
	14 R 0x0 D		DS_DL_CAL_DONE
1/1			Data Strobe Delay Calibration Done
14			When set, it means that sample delay chain calibration is done and
			the result of calibration is shown in DS_DL.



Offset	: 0x0148		Register Name: SMHC_DS_DL					
Bit	Read/Write	Default/Hex	Description					
MyCal.	Mycal	Mycel	NOS_DL Mycol Mycol Mycol Mycol					
			Data Strobe Delay					
13:8	R	0x20	It indicates the number of delay cells corresponding to the current					
15.6	N N	0x20	card clock. The delay time generated by these delay cells is equal					
			to the cycle of SMHC's clock nearly.					
			This bit is valid only when SAMP_DL_CAL_DONE is set.					
7	R/W	0x0	DS_DL_SW_EN					
/	N/ VV	UXU	Sample Delay Software Enable					
6	/	/	1					
5:0	R/W	0x0	DS_DL_SW					
3.0	I IV VV	ONO	Data Strobe Delay Software					

7.2.6.38 0x014C SMHC HS400 New Timing Delay Control Register (Default Value: 0x0000_8000)

Offset: 0x014C			Register Name: SMHC_HS400_DL				
Bit	Read/Write	Default/Hex	Description				
31:16	1	1	/				
		9	HS400_DL_CAL_START				
15	R/W	0x0	HS400 Delay Calibration Start				
			When set, it means that start sample delay chain calibration.				
			HS400_DL_CAL_DONE				
14	R	0x0	HS400 Delay Calibration Done				
17	IX.	OXO	When set, it means that sample delay chain calibration is done and				
,Car	,call	1831	the result of calibration is shown in HS400_DL.				
13:12	1 WEST	ALL					
			HS400_DL				
		0x8	HS400 Delay				
11:8	R		It indicates the number of delay cells corresponding to the current				
11.0		one.	card clock. The delay time generated by these delay cells is equal				
			to the cycle of the SMHC clock nearly.				
		This bit is valid only when HS400_DL_CAL_DONE is set.					
7	R/W	0x0	HS400_DL_SW_EN				
			Sample Delay Software Enable				
6	/	1	/				



MYCar

Offset: 0x014C			Register Name: SM	HC_HS400_	DL		
Bit	Read/Write	Default/Hex	Description	783.	782.	Ts.	Jan.
3.0	R/W	in in in	HS400_DL_SW	in	in	hild	ill
3:0	K/W	0x0	HS400 Delay Softwa	re			

7.2.6.39 0x0200 SMHC FIFO Register (Default Value: 0x0000_0000)

Offset: 0x0200			Register Name: SMHC_FIFO
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TX/RX_FIFO Data FIFO

Copyright@Allwinner Technolo



Contents

(1)		M.,	M.	M.	M,	M.	M.	M.	M.	M.
8	Aud	io								647
	8.1	I2S/PC	CM							647
		8.1.1	Overview							647
		8.1.2	Block Diagrar	n						648
		8.1.3	Functional De	escription						649
		8.1.4								
		8.1.5	Register List.							658
		8.1.6	Register Desc	cription						659
	8.2	DMIC.								
, ical		8.2,1	Overview						wh ^{yon}	707
13.		8.2.2	Block Diagrar	n	rich,	illy	illy	ile)	ile,	707
		8.2.3	Functional De	escription			_4.1			707
		8.2.4								
		8.2.5	Register Desc	cription			<u>, , , , , , , , , , , , , , , , , , , </u>			710
	8.3									
		8.3.1	Overview							725
		8.3.2	Block Diagrar	n						726
		8.3.3	Functional De	escription						727
		8.3.4	Register List .		/					734
		8.3.5								
14CSIL	8.4	Audio	Codeç Code	"ILIACSIL	wighten.	ny Kar	My Carr	My Sall	- My Sali	₈ 25758
		8.4.1	Overview							758
		8.4.2	Block Diagrar	n						759
		8.4.3	Functional De	escription						759
		8.4.4	Programming	g Guidelines						769
		8.4.5	Register List.							770
		8.4.6	Register Desc	cription						774



Figures

	1. 1. 1.
Figure 8-1 I2S/PCM Interface System Block Diagram	648
Figure 8-2 Typical Application of I2S/PCM Interface	648
Figure 8-3 I2S Standard Mode Timing	650
	651
Figure 8-5 Right-Justified Mode Timing	651
Figure 8-6 PCM Long Frame Mode Timing	651
Figure 8-7 PCM Short Frame Mode Timing	652
Figure 8-8 16-Channel Mapping Configuration	653
Figure 8-9 Timing Requirements for Inputs	654
Figure 8-10 Timing Requirements for Outputs	
Figure 8-11 I2S/PCM Operation Flow	who who were 655
	707
Figure 8-13 DMIC Operation Mode	709
Figure 8-14 OWA Block Diagram	726
Figure 8-15 OWA Biphase-Mark Code	728
Figure 8-16 OWA Sub-Frame Format	729
Figure 8-17 OWA Frame/Block Format	730
	731
Figure 8-19 Data-burst Preamble	731
Figure 8-20 Data-burst Preamble words	731
Figure 8-21 Fields of Burst-information	<u></u>
	732
Figure 8-23 OWA Operation Flow	733
Figure 8-24 Audio Codec Block Diagram	759
Figure 8-25 Audio Codec Clock Diagram	761
Figure 8-26 Audio Codec Digital Part Reset System	762
Figure 8-27 Audio Codec Analog Part Reset System	762
Figure 8-28 Audio Codec Data Path Diagram	763
Figure 8-29 Headphone Output Application	765
Figure 8-30 Audio Codec Interrupt System	765





Figure 8-31 DAP Data Flow						766
Figure 8-32 HRF Logic StructureFigure 8-33 DRC Block Diagram	c'O-	C, O.	C, O.	Myse	My Strike	766
Figure 8-34 DRC Static Curve Parameters						767
Figure 8-35 Energy Filter Structure						767
Figure 8-36 Gain Smooth Filter						769



Tables

1cgr	Mycol	MACST	Mycai	MYCal	MYCSI	MYCai	Mycai	MyCol	Mycol
Table	8-1 I2S/PCM	I External Sig	nals						649
Table	e 8-2 I2S/PCM	Clock Source	es						649
Table	8-3 DIN Slot	ID and Enco	der						652
Table	e 8-4 Proper N	MCLK Values	with Differer	nt Fsin and F	sout				654
Table	e 8-5 DMIC Ex	ternal Signal	s)		708
Table	e 8-6 DMIC Clo	ock Sources							708
Table	9 11 Diphas	Mark Encor	dor why co	nh y con	n/c3	MYCa	why Co	ukycess	WHY 230
						4 10 10			
Table	e 8-13 Bit Allo	cation of Dat	ta-Burst in IE	C 60958 Sub	frames				730
Table	e 8-14 The Co	rresponding	Relation bety	ween Differe	nt System Cl	ock and Sam	ple Ratio		733
Table	e 8-15 Audio (Codec Extern	al Signals						759
		7							



















8 Audio

White White White White White White White White White White

8.1 I2S/PCM

8.1.1 Overview

The I2S/PCM controller is designed to transfer streaming audio-data between the system memory and the codec chip. The controller supports standard I2S format, Left-justified mode format, Right-justified mode format, PCM mode format, and TDM mode format.

The I2S/PCM controller includes the following features:

- Three I2S/PCM external interfaces (I2S0, I2S1, I2S2) for connecting external power amplifier and MIC
 ADC
- Compliant with standard Philips Inter-IC sound (I2S) bus specification
 - Left-justified, Right-justified, PCM mode, and Time Division Multiplexing (TDM) format
 - Programmable PCM frame width: 1 BCLK width (short frame) and 2 BCLKs width (long frame)
- Transmit and Receive data FIFOs
 - Programmable FIFO thresholds
 - 128 depth x 32-bit width TXFIFO and 64 depth x 32-bit width RXFIFO
- Supports multiple function clock
 - Clock up to 24.576 MHz Data Output of I2S/PCM in Master mode (Only if the IO PAD and Peripheral I2S/PCM satisfy Timing Parameters)
 - Clock up to 12.288 MHz Data Input of I2S/PCM in Master mode
- Supports TX/RX DMA Slave interface
- Supports multiple application scenarios
 - Up to 16 channels (fs = 48 kHz) which has adjustable width from 8-bit to 32-bit
 - Sample rate from 8 kHz to 384 kHz (CHAN = 2)
 - 8-bits u-law and 8-bits A-law companded sample
- Supports master/slave mode

M.


MYCar



8.1.2 Block Diagram


The following figure shows the functional block diagram of the I2S/PCM interface.

Figure 8-1 I2S/PCM Interface System Block Diagram



The following figure shows the typical application of the I2S/PCM interface.

Figure 8-2 Typical Application of I2S/PCM Interface



The I2S/PCM interface system integrates one I2S_TX and one I2S_RX.

- The I2S_TX is for playing music in I2S or PCM format.
- The I2S_RX is for receiving data in I2S or PCM format.
- When the I2S works in the master mode, the external I2S module provides BCLK_in and LRCK_in for the clock management unit (CMU), and the I2S_TX and I2S_RX work with the two external clocks.
- When the I2S works in the slave mode, the CMU provides clocks BCLK_out and LRCK_out for the external I2S module, and the I2S_TX and I2S_RX work with the internal clocks.

M.

Megi



8.1.3 Functional Description

8.1.3.1 External Signals

The following table describes the external signals of the I2S/PCM interface.

LRCK and BCLK are bidirectional I/O. When the I2S/PCM interface works in the Master mode, LRCK and BCLK are output pins. When the I2S/PCM interface works in the Slave mode, LRCK and BCLK are input pins.

MCLK is an output pin for external devices. DOUT are the serial data output pins and DIN are the serial data input pins. For details about General Purpose I/O port, refer to section 9.7 "GPIO".

Table 8-1 I2S/PCM External Signals

Signal Name	Description	Туре
I2SO-MCLK	I2SO Master Clock	0
I2SO-LRCK	I2SO/PCMO Sample Rate Clock/Sync	1/0
1)2SO-BCLK, 1/1/5° , 1/1/5°	I2SO/PCM0 Sample Rate Clock	1/0 4/1/50
I2S0-DOUT[3:0]	I2SO/PCM0 Serial Data Output Channel [3:0]	0
I2S0-DIN[3:0]	I2SO/PCM0 Serial Data Input Channel [3:0]	I
I2S1-MCLK	I2S1 Master Clock	0
I2S1-LRCK	I2S1/PCM1 Sample Rate Clock/Sync	1/0
I2S1-BCLK	I2S1/PCM1 Sample Rate Clock	1/0
I2S1-DOUT[1:0]	I2S1/PCM1 Serial Data Output Channel [1:0]	0
I2S1-DIN[1:0]	I2S1/PCM1 Serial Data Input Channel [1:0]	1
I2S2-MCLK	I2S2 Master Clock	0
I2S2-LRCK	I2S2/PCM2 Sample Rate Clock/Sync	1/0
12S2-BCLK	I2S2/PCM2 Sample Rate Clock	1/0
12S2-DOUT[3:0]	I2S2/PCM2 Serial Data Output Channel [3:0]	O WHYCOL
I2S2-DIN[3:0]	I2S2/PCM2 Serial Data Input Channel [3:0]	1

8.1.3.2 Clock Sources

The following table describes the clock sources for I2S/PCM. For clock setting, configurations, and gating information, refer to section 3.2 "CCU".

Table 8-2 I2S/PCM Clock Sources

Clock Name	Description
PLL_AUDIO0(1X)	



Clock Name	Description					
PEL_AUDIO0(4X)	By default, PLL_AUDIO0(1X) is 24.5714 MHz, and PLL_AUDIO0(4X) is 98.2856 MHz.					
PLL_AUDIO1(DIV2)	By default, PLL_AUDIO1 is 3072 MHz, PLL_AUDIO1(DIV2) is 1536 MHz, and					
PLL_AUDIO1(DIV5)	PLL_AUDIO1(DIV5) is 614.4 MHz (24.576 MHz*25).					

8.1.3.3 Timing Diagram

The I2S/PCM supports standard I2S mode, Left-justified I2S mode, Right-justified I2S mode, PCM mode, and TDM mode. The software can select the modes by setting I2S/PCM_CTL. The following figures describe the waveforms for SYNC, BCLK, DOUT, and DIN in different modes.

Each sampling period contains an LRCK. The low level of LRCK is the left channel corresponding to the even slots, and the high level is the right channel corresponding to the odd slots. Each slot is the sampling point of a mono channel. The sampling period can support the transmission of 2/4/8/16 slots. The BCLK corresponds to the serial data bit.

Figure 8-3 I2S Standard Mode Timing








Figure 8-4 Left-Justified Mode Timing




Figure 8-5 Right-Justified Mode Timing





Figure 8-6 PCM Long Frame Mode Timing




Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 8-7 PCM Short Frame Mode Timing





8.1.3.4 DIN Slot Mapping

The 4-wire DIN has 64 slots, each wire DIN has 16 slots. However, only 16 slots are valid and act as the RX channels.

The following table shows the relationship between the slot id and encoder.

Table 8-3 DIN Slot ID and Encoder

DIN0 Slot ID	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DIN1 Slot ID	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
DIN2 Slot ID	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
DIN3 Slot ID	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63

11/CSL

Mean

Mean

"ILACSIL

My Car

MYCSI

MYCSI


MACSIL

MYCan



There are 16 channels mapping configuration, each wire selects four slots for RX. The following figure shows the 16-channel mapping configuration.

Figure 8-8 16-Channel Mapping Configuration



8.1.3.5 ASRC

The ASRC module supports sampling rate conversion between the up-sampling and down-sampling. The ASRC also supports sampling rate conversion between dual-channel audio data, and the size of the sampling data is up to 24 bits.

The ASRC module has the following features:

- Typical THD + N: -130 dB (Range: -125 dB to -139 dB)
- Supports sampling rate conversion between the up-sampling and down-sampling to implement the sampling rate conversion for stereo data
 - The up-sampling ratio ranges from 1 to 7.5x
 - The down-sampling ratio ranges from 8 to 1x
- Supports sampling rate conversion between two identical frequencies
- Sampling rate for both the input and output range is from 8 kHz to 192 kHz and can be decimal
- Sampling rate can be configured manually or via adaptive generation
- The ASRC input is connected to I2S RX_FIFO_WDATA [31:8], and the input data is 24-bit MSB big-endian. For the input data that is less than 24 bits, use zeros to pad out the values at the low bits instead of high bits
- The ASRC needs some time to calculate the result. The output outsamplea/b will keep 0 during the calculation, and then change to the valid value when the result comes out

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Calculating the ASRC Latency

Calculate the ASRC up-sampling and down-sampling latency according to the following formulas.

Upsamplingatency=PhaseDelay+FIFODelay=32+16=48InputSamplePeriods


DownsampligLatency=PhaseDelay+FIFODelay=(32*fsout/fsin)+16InputSamplePeriods

ASRC Timing

The MCLK samples the input clock CLKIN to generate pulse signals.


The following figure shows the timing requirements for the inputs.

Figure 8-9 Timing Requirements for Inputs



The following figure shows the timing requirements for the outputs.

Figure 8-10 Timing Requirements for Outputs



For the up-sampling, FMCLK=Fsout*1350.

For the down-sampling, FMCLK = Fsin* 0.30+ Fsout*295.

The following table provides the proper values of MCLK in MHz with different Fsin and Fsout in kHz.

Table 8-4 Proper MCLK Values with Different Fsin and Fsout

Fsout Fsin	32	44.1	48	88.2	96	144	192
32	45	60	65	120	130	195	260
44.1	55	60	65	120	130	195	260
48	60	65	65	120	130	195	260
88.2	105	105	110	120	130	195	260



	Fsout Fsin	32	44.1	48	88.2	96	144	192
10	96 %	110 11	115 m	115 why	125 M	130 why	195 white	260 nh
	144	160	165	165	175	180	195	260
	192	210	215	215	225	230	245	260


Note: The units for Fsin and Fsout are kHz and MCLK is MHz.

8.1.3.6 Operation Modes

The software operation of the I2S/PCM is divided into five steps: system setup, I2S/PCM initialization, the channel setup, DMA setup, and Enable/Disable module.

The following figure shows the whole operation flow of I2S/PCM.

Figure 8-11 I2S/PCM Operation Flow



1. System Setup and I2S/PCM Initialization

The clock source for the I2S/PCM should be followed. Firstly, disable the PLL_AUDIO through PLL_AUDIOX Control Register[PLL_ENABLE] in the CCU. Secondly, set up the frequency of the PLL_AUDIO in the PLL_AUDIOX Control Register. After that, enable the I2S/PCM gating through the I2S/PCMx CLK REG when you checkout that the PLL_AUDIOX Control Register[LOCK] becomes to 1. At last, reset and enable the I2S/PCM bus gating by setting I2S/PCM_BGR_REG.

After the system setup, the register of I2S/PCM can be setup. Firstly, initialize the I2S/PCM. You should close the Globe Enable bit (I2S/PCM_CTL[0]), Transmitter Block Enable bit (I2S/PCM_CTL[0]), and Receiver

17,

WHY



Block Enable bit (<u>I2S/PCM_CTL[1]</u>) by writing 0. After that, clear the TX/RX FIFO by writing 0 to the bit[25:24] of <u>I2S/PCM_FCTL</u>. At last, you can clear the TX FIFO and RX FIFO counter by writing 0 to <u>I2S/PCM_TXCNT</u> and <u>I2S/PCM_RXCNT</u>.

2. Channel Setup and DMA Setup

First, you can set up the I2S/PCM of master and slave. The configuration can be referred to the protocol of I2S/PCM. Then, you can set up the translation mode, the sample resolution, the wide of the slot, the channel slot number, and the trigger level, and so on. The setup of the register can be found in the specification.

The I2S/PCM supports two methods to transfer the data. The most common way is DMA, the setup of DMA can be found in the "DMA". In this module, you just enable the DRQ.

3. Enable and Disable I2S/PCM

To enable the function, you can enable TX/RX by writing 125/PCM_CTL [RXEN]. After that, enable I2S/PCM by writing 1 to 125/PCM_CTL [Globe Enable]. Write 0 to the Globe Enable bit to disable I2S/PCM.

8.1.4 Programming Guidelines

8.1.4.1 Application Example of Processing ASRC Input and Output Data

The following example shows a typical application of ASRC: the input data is 24-bit valid, and the output data is a 32-bit data whose highest 24 bits are valid output and the lowest eight bits are padded out with zeros.

To implement the application, configure the sample resolution and slot width as 32 bits. Follow the steps below:

- Step 1 For the input register: 0x04 [6:4] sample_res = 3`h7, 0x04 [2:0] slot_width = 3`h7.

 The format of the input data: 32'hXXXXXXXX, where, bit[31] is the MSB and X is the valid data bit.
- Step 2 For the output register: 0x04 [6:4] sample_res = 3`h7, 0x04 [2:0] slot_width = 3`h7

 The format of the output data: 32'hXXXXXX00, where, bit[31] is the MSB, X is the valid data bit, and bit[7:0] are the padded zeros.

8.1.4.2 Converting the Sampling Rate with ASRC

Converting a 48 kHz sampling rate to 16 kHz is the most common scenario in actual applications. Follow the steps below to convert the sampling rate from 48 kHz to 16 kHz for the 32-bit data.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



1. Configure the PLL_AUDIO Register

- a) Configure the <u>PLL AUDIO1 CTRL REG[31:0]</u> as 0x8814AB01. That is, PLL_AUDIO1 = 24*(171+1)/(1+1)/(1+20) = 98.286 MHz. According to the relationship among the Fsin, Fsout, and MCLK, the MCLK should be greater than 60 MHz. In the simulation phase, the HOSC frequency is 25 MHz, so the output frequency of PLL_AUDIO1 should be 25*(171+1)/(1+1)/(1+0)/(1+20) = 102.381 MHz. In the IC test phase, configure the frequency of PLL_AUDIO1 according to its actual output frequency.
- b) It is suggested that you configure the ASRC MCLK as an equal-duty-cycle signal. You can specify an odd number for bit[21:16] (PLL_POST_DIV_P) of PLL_AUDIO1_CTRL_REG to get an equal-duty-cycle output clock of PLL_AUDIO1.
- c) Configure bit[25:24] of R 12S/PCMO ASRC CLK REG as 0x11 to select the PLL_AUDIO(4X).

2. Configure the I2S Registers

- a) Configure bit[7:4] (BCLKDIV) of <u>I2S/PCM_CLKD</u> as 4`h9 so that the BCLK will be PLL_AUDIO divided by 32, that is, the frequency of BCLK will be 98.286 MHz/32 = 3.072 MHz.
- b) Configure bit[17:8] (LRCK_PERIOD) of <u>I2S/PCM_FMT0</u> as 10`h1F. That is, the LRCK_PERIOD width is configured as 32 BLCKs and can generate the ASRC CLKIN with a 48 kHz sampling rate. $(\frac{3.072 \text{MHz}}{32*2} = 48 \text{kHz})$
- c) Configure bit[6:4] (Sample Resolution bits) of <u>I2S/PCM_FMT0</u> as 3`h7 to specify the sample resolution as 32-bit.
- d) Configure bit[2:0] (Slot Width bits) of I2S/PCM_FMT0 as 3`h7 to specify the slot width as 32-bit.

3. Configure the ASRC Registers

- a) Configure bit[16] (clock gate) of MCLKCFG as 1 h1 to open the clock gating.
- b) Configure bit[3:0] (division factor) of MCLKCFG as 1'h1 to specify the division factor as 1.
- c) Configure bit[20] (clock gate) of F_{SOUT}CFG as 1`h1 to open the clock gating.
- d) Configure bit[19:16] (clock select) of <u>F_{SOUT}CFG</u> as 4'h0 to select I2SO_ASRC_CLK as the clock source.
- e) Configure bit[7:4] (the first division factor) of <u>F_sourCFG</u> as 16`h13 to configure the first division factor as 128.
- f) Configure bit[3:0] (the second division factor) of <u>F_{sour}CFG</u> as 16`h10 to configure the second division factor as 48.
- g) Configure the ASRC ratio.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.







To configure the ASRC ratio manually, configure bit[31] (Manual Configuration of ASRC Ratio Enable) of ASRCMANCFG as 1 h1 to enable the manual configuration of ASRC ratio. Configure bit[25:0] of ASRCMANCFG as 26 h155555 to specify the ratio value as 0x155555. The calculation formula for the ratio value: Dec2Hex (Fsout/Fsin)*2²²). In this example, Fsout/Fsin = 16 kHz/48 kHz =1/3, then the ratio is 0x155555.

To configure the ASRC ratio automatically, configure bit[31] (Manual Configuration of ASRC Ratio Enable) of ASRCMANCFG as 1'h0 to enable the automatic configuration of ASRC ratio. Then the system will automatically calculate the ratio value based on the MCLK, Fsout, and Fsin.

8.1.5 Register List

Module Name	Base Address
I2S/PCM0	0x02032000
I2S/PCM1	0x02033000 1140 1140 1140 1140 1140
I2S/PCM2	0x02034000

Register Name	Offset	Description
I2S/PCM_CTL	0x0000	I2S/PCM Control Register
I2S/PCM_FMT0	0x0004	I2S/PCM Format Register 0
I2S/PCM_FMT1	0x0008	I2S/PCM Format Register 1
I2S/PCM_ISTA	0x000C	I2S/PCM Interrupt Status Register
I2S/PCM_RXFIFO	0x0010	I2S/PCM RXFIFO Register
I2S/PCM_FCTL	0x0014	I2S/PCM FIFO Control Register
I2S/PCM_FSTA	0x0018	I2S/PCM FIFO Status Register
12S/PCM_INT	0x001Ç	I2S/PCM DMA & Interrupt Control Register
I2S/PCM_TXFIFO	0x0020	I2S/PCM TXFIFO Register
I2S/PCM_CLKD	0x0024	I2S/PCM Clock Divide Register
I2S/PCM_TXCNT	0x0028	I2S/PCM TX Sample Counter Register
I2S/PCM_RXCNT	0x002C	I2S/PCM RX Sample Counter Register
I2S/PCM_CHCFG	0x0030	I2S/PCM Channel Configuration Register
I2S/PCM_TX0CHSEL	0x0034	I2S/PCM TX0 Channel Select Register
I2S/PCM_TX1CHSEL	0x0038	I2S/PCM TX1 Channel Select Register
I2S/PCM_TX2CHSEL	0x003C	I2S/PCM TX2 Channel Select Register
I2S/PCM_TX3CHSEL	0x0040	I2S/PCM TX3 Channel Select Register
I2S/PCM_TX0CHMAP0	0x0044	I2S/PCM TX0 Channel Mapping Register0



Register Name	Offset	Description
I2S/PCM_TX0CHMAP1	0x0048	I2S/PCM TX0 Channel Mapping Register1
I2S/PCM_TX1CHMAP0	0x004¢	I2S/PCM TX1 Channel Mapping Register
I2S/PCM_TX1CHMAP1	0x0050	I2S/PCM TX1 Channel Mapping Register1
I2S/PCM_TX2CHMAP0	0x0054	I2S/PCM TX2 Channel Mapping Register0
I2S/PCM_TX2CHMAP1	0x0058	I2S/PCM TX2 Channel Mapping Register1
I2S/PCM_TX3CHMAP0	0x005C	I2S/PCM TX3 Channel Mapping Register0
I2S/PCM_TX3CHMAP1	0x0060	I2S/PCM TX3 Channel Mapping Register1
I2S/PCM_RXCHSEL	0x0064	I2S/PCM RX Channel Select Register
I2S/PCM_RXCHMAP0	0x0068	I2S/PCM RX Channel Mapping Register0
I2S/PCM_RXCHMAP1	0x006C	I2S/PCM RX Channel Mapping Register1
I2S/PCM_RXCHMAP2	0x0070	I2S/PCM RX Channel Mapping Register2
I2S/PCM_RXCHMAP3	0x0074	I2S/PCM RX Channel Mapping Register3
MCLKCFG AND AND	0x0080	ASRC MCLK Configuration Register
FsoutCFG	0x0084	ASRC Out Sample Rate Configuration Register
FsinEXTCFG	0x0088	ASRC Input Sample Pulse Extend Configuration Register
ASRCCFG	0x008C	ASRC Enable Register
ASRCMANCFG	0x0090	ASRC Manual Ratio Configuration Register
ASRCRATIOSTAT	0x0094	ASRC Status Register
ASRCFIFOSTAT	0x0098	ASRC FIFO Level Status Register
ASRCMBISTCFG	0x009C	ASRC MBIST Test Configuration Register
ASRCMBISTSTAT	0x00A0	ASRC MBIST Test Status Register

8.1.6 Register Description

8.1.6.1 0x0000 I2S/PCM Control Register (Default Value: 0x0006_0000)

Offset: 0	x0000		Register Name: I2S/PCM_CTL
Bit	Read/Write	Default/Hex	Description
31:22	/	1	/
			RX_SYNC_EN_START
			The bit takes effect only when RX_SYNC_EN is set to 1.
21	R/W	0x0	I2SO/I2S1/I2S2/OWA RX Synchronize Enable Start.
			0: Disabled
			1: Enabled





Offset: 0)x0000		Register Name: I2S/PCM_CTL
Bit	Read/Write	Default/Hex	Description &
WAC	My 1	hy hay	RX_SYNE_EN WHIT WHIT WHITE
20	R/W	0x0	I2S RX Synchronize Enable 0: Disabled 1: Enabled
19	/	/	1
18	R/W	0x1	BCLK_OUT Bit Clock Direction Select 0: Input 1: Output
17	R/W	0×1	LRCK_OUT LRCK Direction Select O: Input 1: Output Invest
16:12	1	/	/
11	R/W	0x0	DOUT3_EN Data3 Output Enable 0: Disabled, Hi-Z State 1: Enabled
10	R/W	0x0	DOUT2_EN Data2 Output Enable 0: Disabled, Hi-Z State 1: Enabled
9,81	R/W	0×0	DOUT1_EN Data1 Output Enable 0: Disabled, Hi-Z State of the state of
8	R/W	0x0	DOUTO_EN Data0 Output Enable 0: Disabled, Hi-Z State 1: Enabled
7	/	/	1
6	R/W	0x0	OUT_MUTE Data Output Mute Enable 0: Normal Transfer 1: Force DOUT to output 0

MYCal

Mycsi



Offset: 0	x0000		Register Name: I2S/PCM_CTL
Bit	Read/Write	Default/Hex	Description
All S	in his	is his	MODE_SEL WAS THE WAS T
			Mode Selection
5:4	R/W	0x0	00: PCM Mode (offset 0: Long Frame; offset 1: Short Frame)
3.4	N/ VV	UXU	01: Left Mode (offset 0: LJ Mode; offset 1: I2S Mode)
			10: Right-Justified Mode
			11: Reserved
			LOOP
		0×0	Loopback Test
3	R/W		0: Normal Mode
			1: Loopback Test
			When set to '1', the bit indicates that the DOUT is connected to
			the DIN.
Mycan	nity call	West WHYE	TXEN MHZE MHZE
2	R/W	0x0	Transmitter Block Enable
			0: Disabled
			1: Enabled
		4	RXEN
1	R/W	0x0	Receiver Block Enable
	.,		0: Disabled
			1: Enabled
			GEN
0	R/W	0x0	Globe Enable
	7.1	UXU	0: Disabled
			1: Enabled

8.1.6.2 0x0004 I2S/PCM Format Register 0 (Default Value: 0x0000_0033)

Offset: 0	x0004		Register Name: I2S/PCM_FMT0
Bit	Read/Write	Default/Hex	Description
31	/	1	/
	2.44	0x0	LRCK_WIDTH
30			LRCK Width (only applies to the PCM mode)
30	R/W		0: LRCK = 1 BCLK Width (Short Frame)
			1: LRCK = 2 BCLK Width (Long Frame)
29:20	/	/	/



	Offset: 0	x0004		Register Name: I2S/PCM_FMT0
	Bit	Read/Write	Default/Hex	Description
100	19	in in	Mr. Mr.	LRCK_POLARITY WITH WITH WITH
				In I2S/Left-Justified/Right-Justified mode:
				0: Left Channel when LRCK is low.
	19	R/W	0x0	1: Left channel when LRCK is high.
				In PCM mode:
				0: PCM LRCK asserted at the negative edge.
				1: PCM LRCK asserted at the positive edge.
	18	/	/	
			630	LRCK_PERIOD
			77	It is used to program the number of BCLKs per channel of the
		uit de la	OxO MYC	sample frame. This value is interpreted as follows.
	all			PCM mode: Number of BCLKs within (Left + Right) channel
100	17.0			width. 12S/Left-Justified/Right-Justified mode: Number of BCLKs
	17:8	R/W		I2S/Left-Justified/Right-Justified mode: Number of BCLKs within each channel width (Left or Right).
				For example:
				N = 7: 8 BCLKs width
				4 VAL
				N = 1023: 1024 BCLKs width
ľ			0x0	BCLK_POLARITY
	7	R/W		0: Normal mode, DOUT drives data at negative edge
				1: Invert mode, DOUT drives data at positive edge
Ī	+ 1			SR
				Sample Resolution
	20	20	210	000: Reserved
14	Mc	MyCo N	West Mys	001: 8-bit here where
	6:4	R/W	0x3	010: 12-bit
	J	IV VV	UXS	011: 16-bit
				100: 20-bit
				101: 24-bit
				110: 28-bit
				111: 32-bit

al a

MA

MYCS



Offset: 0)x0004		Register Name: I2S/PCM_FMT0
Bit	Read/Write	Default/Hex	Description
all?	in the	KIN MAN	EDGE_TRANSFER WAS WAS WAS WAS
			Edge Transfer
			0: DOUT drives data and DIN sample data at the different BCLK
			edge
			1: DOUT drives data and DIN sample data at the same BCLK edge
3	R/W	0x0	BCLK_POLARITY = 0, EDGE_TRANSFER = 0, DIN sample data at positive edge;
		olegic "hillio	BCLK_POLARITY = 0, EDGE_TRANSFER = 1, DIN sample data at
	with fair		negative edge;
			BCLK_POLARITY = 1, EDGE_TRANSFER = 0, DIN sample data at
			negative edge;
Mean			BCLK_POLARITY = 1, EDGE_TRANSFER = 1, DIN sample data at
N.C.			positive edge. with the work with the control of th
			SW
· ·			Slot Width Select
			000: Reserved
			001: 8-bit
2:0	R/W	0x3	010: 12-bit
			011: 16-bit
			100: 20-bit
			101: 24-bit
			110: 28-bit
			111: 32-bit

8.1.6.3 0x0008 l2S/PCM Format Register 1 (Default Value: 0x0000_0030)

Offset: 0x0008			Register Name: I2S/PCM_FMT1
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
			RX MLS
7	R/W	0x0	MSB/LSB First Select
,	I N/ VV	UXU	0: MSB First
			1: LSB First



Offset: 0	x0008		Register Name: I2S/PCM_FMT1
Bit	Read/Write	Default/Hex	Description
all?	in his	is his	TX MLS WE
6	R/W	0x0	MSB/LSB First Select
	IN, VV	UXU	0: MSB First
			1: LSB First
			SEXT
			Sign Extend in Slot [Sample Resolution < Slot Width]
5:4	R/W	0x3	00: Zeros or audio gain padding at LSB position
	.,	ons .	01: Sign extension at MSB position
		630	10: Reserved
		77	11: Transfer 0 after each sample in each Slot
			RX_PDM
200	100		PCM Data Mode
17 3:2	R/W	0x0 WHY	00: Linear PCM WHO WHO WHO
			01: Reserved
\			10: 8-bit u-law
			11: 8-bit A-law
			TX_PDM
		1	PCM Data Mode
1:0	R/W	0x0	00: Linear PCM
			01: Reserved
			10: 8-bit u-law
			11: 8-bit A-law

8.1.6.4 0x000C I2S/PCM Interrupt Status Register (Default Value: 0x0000_0010)

Offset: 0x000C			Register Name: I2S/PCM_ISTA
Bit	Read/Write	Default/Hex	Description
31:7	/	1	/
			TXU_INT
			TXFIFO Underrun Pending Interrupt
6	R/W1C	0x0	0: No pending interrupt
			1: TXFIFO underrun pending interrupt
			Write '1' to clear this interrupt.



Offset: 0	Offset: 0x000C		Register Name: I2S/PCM_ISTA
Bit	Read/Write	Default/Hex	Description
Mg.	in Prince	rin his	TXO_INFO ME
			TXFIFO Overrun Pending Interrupt
5	R/W1C	0x0	0: No pending interrupt
			1: TXFIFO overrun pending interrupt
			Write '1' to clear this interrupt.
			TXE_INT
			TXFIFO Empty Pending Interrupt
4	R	0x1	0: No pending IRQ
			1: TXFIFO empty pending interrupt when data in TXFIFO are less
		17	than TX trigger level
3	1	/	/
20	100		RXU_INT
mycan	with the same	13Co. WHYC	RXFIFO Underrun Pending Interrupt
2	R/W1C	0x0	0: No pending interrupt
			1: RXFIFO underrun pending interrupt
			Write '1' to clear this interrupt.
			RXO_INT
		1	RXFIFO Overrun Pending Interrupt
1	R/W1C	0x0	0: No pending IRQ
			1: RXFIFO overrun pending IRQ
			Write '1' to clear this interrupt.
			RXA_INT
			RXFIFO Data Available Pending Interrupt
0	R/W	0x0	0: No pending IRQ
Walcar	whytar i	Hear MHC	1: Data available pending IRQ when data in RXFIFO are more than RX trigger level.

8.1.6.5 0x0010 I2S/PCM RXFIFO Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: I2S/PCM_RXFIFO
Bit	Read/Write	Default/Hex	Description
			RX_DATA
31:0	R	0x0	RX Sample
31.0		The host can get one sample by reading this register. The left	
			channel sample data is first and then the right channel sample.



8.1.6.6 0x0014 I2S/PCM FIFO Control Register (Default Value: 0x0004_00F0)

Offset: 0x0014			Register Name: I2S/PCM_FCTL
Bit	Read/Write	Default/Hex	Description
			HUB_EN
			Audio Hub Enable
31	R/W	0x0	The bit takes effect only when TXEN is set to 1.
21	N/ VV	UXU	I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable.
			0: Disabled
		CX	1: Enabled
30:26	/	1	/
25	R/WAC	0.40	FTX
25 VC21	R/ WAC	0x0	Write '1' to flush TXFIFO, self clear to '0'.
24	R/WAC	0x0	FRX N N N N N N N N N N N N N N N N N N N
24	K/WAC	UXU	Write '1' to flush RXFIFO, self clear to '0'.
23:19	1	1	1
			TXTL
		4	TXFIFO Empty Trigger Level
18:12	R/W	0x40	Interrupt and DMA request trigger level for TXFIFO normal
			condition.
			Trigger Level = TXTL
11:10	1	1	/
			RXTL
W.			RXFIFO Trigger Level
9:4	R/W	0xF	Interrupt and DMA request trigger level for RXFIFO normal
	11.	M. M.	condition. My My My
		,	Trigger Level = RXTL + 1
3	/	/	/
			TXIM
			TXFIFO Input Mode (Mode 0, 1)
2	D (M)	0.40	0: Valid data at the MSB of TXFIFO register
2	R/W	0x0	1: Valid data at the LSB of TXFIFO register
			Example for 20-bit transmitted audio sample:
			Mode 0: TXFIFO[31:0] = {APB_WDATA[31:12], 12'h0}
			Mode 1: TXFIFO[31:0] = {APB_WDATA[19:0], 12'h0}



Offset:	0x0014		Register Name: I2S/PCM_FCTL
Bit	Read/Write	Default/Hex	Description
les.	in the	Kily Kill	RXOM Med Med Med Med Med
			RXFIFO Output Mode (Mode 0, 1, 2, 3)
			00: Expanding '0' at LSB of RXFIFO register
			01: Expanding received sample sign bit at MSB of RXFIFO
			register
			10: Truncating received samples at high half-word of RXFIFO
			register and low half-word of RXFIFO register is filled by '0'
1:0	R/W	0x0	11: Truncating received samples at low half-word of RXFIFO
			register and high half-word of RXFIFO register is expanded by
		CX	its sign bit
		7	Example for 20-bit received audio sample:
		71	Mode 0: APB_RDATA[31:0] = {RXFIFO[31:12], 12'h0}
call	185	car.	Mode 1: APB_RDATA[31:0] = {12{RXFIFO[31]}, RXFIFO[31:12]}
WA	nites i	King King	Mode 2: APB_RDATA [31:0] = {RXFIFO[31:16], 16'h0}
			Mode 3: APB_RDATA[31:0] = {16{RXFIFO[31], RXFIFO[31:16]}

8.1.6.7 0x0018 I2S/PCM FIFO Status Register (Default Value: 0x1080_0080)

Offset: 0x0018			Register Name: I2S/PCM_FSTA
Bit	Read/Write	Default/Hex	Description
31:29	1	1	/
			TXE
28	R	0x1	TXFIFO Empty
	N of		0: No room for new sample in TXFIFO
all Mal	why co.	West Mest	1: More than one room for new sample in TXFIFO (>= 1 Word)
27:24	1	1	/
22.16	D	0.00	TXE_CNT
23:16	R	0x80	TXFIFO Empty Space Word Counter
15:9	/	/	/
			RXA
8	R	0x0	RXFIFO Available
٥	ĸ	UXU	0: No available data in RXFIFO
			1: More than one sample in RXFIFO (>= 1 Word)
7	R	0x1	PLACE_HOLDER
	n .	OXI	NO Meaning



	Offset: 0x0018			Register Name:	I2S/PCM_FST	ГА		
	Bit	Read/Write	Default/Hex	Description	.car	.car	rall.	JR3.
10	6:0	in the single si	0.40	RXA_CNT	No. of the	ring	ilis	MA
	6:0	ĸ	0x0	RXFIFO available	e sample word	d counter		

8.1.6.8 0x001C I2S/PCM DMA & Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0	x001C		Register Name: I2S/PCM_INT
Bit	Read/Write	Default/Hex	Description
31:8	1	103	/
7	R/W	OxO "HHC	TX_DRQ TXFIFO Empty DRQ Enable O: Disabled 1: Enabled WHICH
6	R/W	0x0	TXUI_EN TXFIFO Underrun Interrupt Enable 0: Disabled 1: Enabled
5	R/W	0x0	TXOI_EN TXFIFO Overrun Interrupt Enable 0: Disabled 1: Enabled When set to '1', an interrupt happens when writing new audio data if TXFIFO is full.
£ 4	R/W	OxO MH	TXEI_EN TXFIFO Empty Interrupt Enable in the control of the contro
3	R/W	0x0	RX_DRQ RXFIFO Data Available DRQ Enable 0: Disabled 1: Enabled When set to '1', RXFIFO DMA request line is asserted if data is available in RXFIFO.

nk Acar

Mest



Offset: 0	x001C		Register Name: I2S/PCM_INT
Bit	Read/Write	Default/Hex	Description
No.	in Vila	is the	RXUI_ENTER WEST WEST WEST WEST WEST
2	R/W	0x0	RXFIFO Underrun Interrupt Enable
2	I N/ VV	UXU	0: Disabled
			1: Enabled
		0x0	RXOI_EN
1			RXFIFO Overrun Interrupt Enable
1	R/W		0: Disabled
			1: Enabled
	R/W	0x0	RXAI_EN
0			RXFIFO Data Available Interrupt Enable
			0: Disabled
			1: Enabled

8.1.6.9 0x0020 I2S/PCM TXFIFO Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: I2S/PCM_TXFIFO
Bit	Read/Write Default/Hex		Description
31:0	w	0x0	TX_DATA TX Sample Transmitting left, right channel sample data should be written to this register one by one. The left channel sample data is first and then the right channel sample.

8.1.6.10 0x0024 I2S/PCM Clock Divide Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: I2S/PCM_CLKD
Bit	Read/Write	Default/Hex	Description
31:9	/	1	/
8	R/W		MCLKO_EN
			0: Disable MCLK Output
		0x0	1: Enable MCLK Output
			Note: Whether in slave or master mode, when this bit is set to
			'1', MCLK should be output.



Offset: 0)x0024		Register Name: I2S/PCM_CLKD
Bit	Read/Write	Default/Hex	Description
ALT.	in This	the test	BCLKDING ME ME ME
			BCLK Divide Ratio from PLL_AUDIO
			0000: Reserved
			0001: Divide by 1
			0010: Divide by 2
			0011: Divide by 4
			0100: Divide by 6
			0101: Divide by 8
7:4	R/W	0x0	0110: Divide by 12
7.4	I IV VV	UXU	0111: Divide by 16
		1	1000: Divide by 24
			1001: Divide by 32
Mcgr	Hear	years We	1010: Divide by 48 6 6 6
<i>y</i> .	<i>y</i> .	<i>u</i> , <i>u</i> ,	1011: Divide by 64
			1100: Divide by 96
			1101: Divide by 128
			1110: Divide by 176
			1111: Divide by 192
			MCLKDIV
			MCLK Divide Ratio from PLL_AUDIO
			0000: Reserved
			0001: Divide by 1
			0010: Divide by 2
			0011: Divide by 4
Mar	782	west we	0100: Divide by 6
olishe.	Why is	in which	0101: Divide by 8 March March March
3:0	R/W	0x0	0110: Divide by 12
			0111: Divide by 16
			1000: Divide by 24
			1001: Divide by 32
			1010: Divide by 48
			1011: Divide by 64
			1100: Divide by 96 1101: Divide by 128
			1101: Divide by 128 1110: Divide by 176
			1110. Divide by 176 1111: Divide by 192
			TITI. DIVIUE BY 132

My

My Year

MYCSI



8.1.6.11 0x0028 I2S/PCM TX Sample Counter Register (Default Value: 0x0000_0000)

Offset: (0x0028	My Car	Register Name: I2S/PCM_TXCNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TX_CNT
			TX Sample Counter
			The audio sample number of sending into TXFIFO. When one
			sample is put into TXFIFO by DMA or by host IO, the TX sample
			counter register increases by one. The TX sample counter
			register can be set to any initial value at any time. After being
			updated by the initial value, the counter register should count
		66	on the base of this initial value.

8.1.6.12 0x002C I2S/PCM RX Sample Counter Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: I2S/PCM_RXCNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RX_CNT RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is written by Digital Audio Engine, the RX sample counter register increases by one. The RX sample counter register can be set to any initial value at any time. After being updated by the initial value, the counter register should count on the base of this initial value.

8.1.6.13 0x0030 I2S/PCM Channel Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: I2S/PCM_CHCFG
Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
			TX_SLOT_HIZ
9	R/W	0x0	0: Normal mode for the last half-cycle of BCLK in the slot
			1: Turn to Hi-Z state for the last half-cycle of BCLK in the slot
			TX_STATE
8	R/W	0x0	0: Transfer level 0 in non-transferring slot
			1: Turn to Hi-Z State (TDM) in non-transferring slot



Offset: 0	x0030		Register Name: I2S/PCM_CHCFG
Bit	Read/Write	Default/Hex	Description
leg.	in him	et wet	RX_SLOT_NUM WHI WHI WHI
			RX Channel/Slot number between CPU/DMA and RXFIFO
			0000: 1 channel or slot
- 4	D // //	0.0	
7:4	R/W	0x0	0111: 8 channels or slots
			1000: 9 channels or slots
			10
			1111: 16 channels or slots
			TX_SLOT_NUM
			TX Channel/Slot number between CPU/DMA and TXFIFO
			0000: 1 channel or slot
2.0	- D / W		
3:0	R/W	0x0	0111: 8 channels or slots
	April 1	M. M.	1000: 9 channels or slots
			1111:16 channels or slots

8.1.6.14 0x0034 I2S/PCM TX0 Channel Select Register (Default Value: 0x0000_0000)

Offset: 0	x0034		Register Name: I2S/PCM_TX0CHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	1	/
			TX0_OFFSET
1031.20	DANA SAL	0x0 174 ^C	TX0 Offset Tune (TX0 Data offset to LRCK)
21:20	R/W	LOXO MIL.	0: No offset
			n: Data is offset by n BCLKs to LRCK
			TX0_CHSEL
			TX0 Channel (Slot) Number Select for Each Output
			0000: 1 channel or slot
19:16	R/W	0x0	
19.10	ity vv	0.00	0111: 8 channels or slots
			1000: 9 channels or slots
			1111: 16 channels or slots



Offset:	0x0034		Register Name: I2S/PCM_TX0CHSEL
Bit	Read/Write	Default/Hex	Description
My.	in the	Kily Kill	TXO_CHEN WE WE WE WE
			TX0 Channel (Slot) Enable
15.0	D //A/	0.0	The bit[15:0] refer to Slot [15:0]. When one or more slots are
15:0	R/W	0x0	disabled, the affected slots are set to the disable state.
			0: Disabled
			1: Enabled

8.1.6.15 0x0038 I2S/PCM TX1 Channel Select Register (Default Value: 0x0000_0000)

Offset: 0	x0038	17	Register Name: I2S/PCM_TX1CHSEL
Bit	Read/Write	Default/Hex	Description
31:22	INTES! N	My Mys	I williest withless withless withless
			TX1_OFFSET
21:20	R/W	0x0	TX1 Offset Tune (TX1 Data offset to LRCK)
21.20	Ity VV	UAU .	0: No offset
			n: Data is offset by n BCLKs to LRCK
		1	TX1_CHSEL
			TX1 Channel (Slot) Number Select for Each Output
			0000: 1 channel or slot
19:16	R/W	0x0	1
15.10	11, 11	ONO	0111: 8 channels or slots
			1000: 9 channels or slots
west.	WCBL)	year we	1111: 16 channels or slots
W.	1/1	M	TX1_CHEN
			TX1 Channel (Slot) Enable
15:0	R/W	0x0	The bit[15:0] refers to Slot [15:0]. When one or more slots are
13.0	., .,	50	disabled, the affected slots are set to the disable state.
			0: Disabled
			1: Enabled

Mycar

- VCSI

673



8.1.6.16 0x003C I2S/PCM TX2 Channel Select Register (Default Value: 0x0000_0000)

	.0
. (-0,
100	9
1/1)

Offset: 0	x003C	Medic While	Register Name: I2S/PCM_TX2CHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	
			TX2_OFFSET TX2 Offset Tune (TX2 Data offset to LRCK)
21:20	R/W	0x0	0: No offset
			n: Data is offset by n BCLKs to LRCK
		•	TX2_CHSEL
			TX2 Channel (Slot) Number Select for Each Output
			0000: 1 channel or slot
19:16	R/W	0x0	
	19 11	ONO	0111: 8 channels or slots
Mycan	who will the state of the state	HORE WINGS	1000: 9 channels or slots
			1111: 16 channels or slots
			TX2_CHEN
			TX2 Channel (Slot) Enable
15:0	R/W	0x0	The bit[15:0] refers to Slot [15:0]. When one or more slots are
_5.5	1.9 **		disabled, the affected slots are set to the disable state.
			0: Disabled
			1: Enabled

8.1.6.17 0x0040 I2S/PCM TX3 Channel Select Register (Default Value: 0x0000_0000)

1081		~ ~
-700		-W,
-4		(,,,
	~\	

Offset: 0	x0040	Myco Whyc	Register Name: I2S/PCM_TX3CHSEL	MHZCO	MACO
Bit	Read/Write	Default/Hex	Description		
31:22	/	1	/		
			TX3_OFFSET		
21:20	R/W	0x0	TX3 Offset Tune (TX3 Data offset to LRCK)		
21.20	K) VV	UXU	0: No offset		
			n: Data is offset by n BCLKs to LRCK		



Offset: 0	x0040		Register Name: I2S/PCM_TX3CHSEL
Bit	Read/Write	Default/Hex	Description
all'y	in Will	is with	TX3_CHSEL WAY WAY WAY
			TX3 Channel (Slot) Number Select for Each Output
			0000: 1 channel or slot
10:16	D // W	0.0	
19:16	R/W	0x0	0111: 8 channels or slots
			1000: 9 channels or slots
			10
			1111: 16 channels or slots
			TX3_CHEN
			TX3 Channel (Slot) Enable
15.0	D/M	0.0	The bit[15:0] refers to Slot [15:0]. When one or more slots are
15:0	R/W	0x0	disabled, the affected slots are set to the disable state.
Mean	idean	year we	O: Disabled Soft Soft Soft Soft Soft Soft Soft Soft
W.	14,	M.	1: Enabled

8.1.6.18 0x0044 I2S/PCM TX0 Channel Mapping0 Register 0 (Default Value: 0x0000_0000)

Offset: 0	x0044		Register Name: I2S/PCM_TX0CHMAP0
Bit	Read/Write	Default/Hex	Description
			TX0_CH15_MAP
			TX0 Channel 15 Mapping
			0000: The first sample
31:28	R/W	0v0	
MyCarr MyCarr	ICAL TO A CONTRACT OF THE PARTY	0x0	0111: The eighth sample
ALC.	in in	White Min	1000: The ninth sample
			1111: The sixteenth sample
			TX0_CH14_MAP
			TX0 Channel 14 Mapping
			0000: The first sample
27:24	R/W	0x0	
27.24	Tty VV	OXO	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample





	Offset: 0	x0044		Register Name: I2S/PCM_TX0CHMAP0
	Bit	Read/Write	Default/Hex	Description
10.	23:20	R/W	0x0	TX0_CH13_MAP TX0 Channel 13 Mapping 0000: The first sample 0111: The eighth sample 1000: The ninth sample
				 1111: The sixteenth sample
10.	19:16	R/War	OxO WHYS	TX0_CH12_MAP TX0 Channel 12 Mapping 0000: The first sample 0111: The eighth sample 1000: The ninth sample
	15:12	R/W	0x0	1111: The sixteenth sample TX0_CH11_MAP TX0 Channel 11 Mapping 0000: The first sample 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample
10.	West		Here White	TX0_CH10_MAP TX0 Channel 10 Mapping IIII IIII IIII IIII IIIII IIIII IIIII IIII
	11:8	R/W	0x0	0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample



-35						
-35						
c.0.	`	S	_			
)	7	C		

Offset: 0	x0044		Register Name: I2S/PCM_TX0CHMAP0
Bit	Read/Write	Default/Hex	Description
7:4	R/W	OxO	TX0_CH9_MAP TX0 Channel 9 Mapping 0000: The first sample 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample
3;0 Mic	R/W	OxO	TX0_CH8_MAP TX0 Channel 8 Mapping 0000: The first sample 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample

8.1.6.19 0x0048 I2S/PCM TX0 Channel Mapping1 Register 1 (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0048		Register Name: I2S/PCM_TX0CHMAP1
Bit	Read/Write	Default/Hex	Description
			TX0_CH7_MAP
		TX0 Channel 7 Mapping	
Most	wear.	wear.	50000: The first sample of white the sample of the sample
31:28	R/W	ovo while	
31.20	IV) VV	0x0	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample



	Offset: 0)x0048		Register Name: I2S/PCM_TX0CHMAP1
183.	Bit	Read/Write	Default/Hex	Description
West	Me Comment	NET I	KIN MAN	TXO_CH6_MAP
				TX0 Channel 6 Mapping
				0000: The first sample
	27:24	R/W	0x0	
	27.24		OXO	0111: The eighth sample
				1000: The ninth sample
				- 101
			(1111: The sixteenth sample
			0	TX0_CH5_MAP
			7	TX0 Channel 5 Mapping
				0000: The first sample
20	23:20	R/W	0x0	
MyCall	MyCa	nityco	Mco. Myc	0111: The eighth sample
				1000: The ninth sample
	`			
				1111: The sixteenth sample
				TXO_CH4_MAP
			1	TX0 Channel 4 Mapping
				0000: The first sample
	19:16	R/W	0x0	
				0111: The eighth sample
				1000: The ninth sample

WACSU

15:12

R/W

0x0

MAG

1111: The sixteenth sample

TX0 Channel 3 Mapping 0000: The first sample

0111: The eighth sample1000: The ninth sample

1111: The sixteenth sample

TX0_CH3_MAP





Offset: 0x0048

VC8L

Read/Write Bit. **Default/Hex** Description TX0_CH2_MAP TX0 Channel 2 Mapping 0000: The first sample 11:8 R/W 0x0 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample TX0_CH1_MAP TX0 Channel 1 Mapping 0000: The first sample 7:4 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample TX0_CH0_MAP TX0 Channel 0 Mapping 0000: The first sample R/W 3:0 0x0 0111: The eighth sample 1000: The ninth sample

1111: The sixteenth sample

Register Name: I2S/PCM_TX0CHMAP1

Mesic

on My

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

679



8.1.6.20 0x004C I2S/PCM TX1 Channel Mapping0 Register 0 (Default Value: 0x0000_0000)

		ار	S	١,
	1	7	,~	
1,	/)		
10				

Offset: 0)x004C	unycan unyc	Register Name: I2S/PCM_TX1CHMAP0
Bit	Read/Write	Default/Hex	Description
			TX1_CH15_MAP
			TX1 Channel 15 Mapping
			0000: The first sample
31:28	R/W	0x0	
31.28	IX/ VV	OXO	0111: The eighth sample
		,	1000: The ninth sample
			1111: The sixteenth sample
		JI	TX1_CH14_MAP
			TX1 Channel 14 Mapping
Mycan	1146317	Mean Myc	0000: The first sample of
27:24	R/W	0x0	\dots n , n , n , n
			0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample
		N. 1	TX1_CH13_MAP
			TX1 Channel 13 Mapping
			0000: The first sample
23:20	R/W	0x0	 0111: The eighth sample
			1000: The ninth sample
			1000. The fillith sample
Mycan	MYCST	which white	1111: The sixteenth sample
			TX1_CH12_MAP
			TX1 Channel 12 Mapping
			0000: The first sample
19:16	R/W	0x0	
15.10	1,7 **		0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample



inycan

:Negr

WACSI

Offset: 0	x004C		Register Name: I2S/PCM_TX1CHMAP0
Bit	Read/Write	Default/Hex	Description
	iles "	All Mills	TX1_CH11_MAP
			TX1 Channel 11 Mapping
			0000: The first sample
15:12	R/W	0x0	
13.12	IN VV	UXU	0111: The eighth sample
			1000: The ninth sample
			10
			1111: The sixteenth sample
		0	TX1_CH10_MAP
		7	TX1 Channel 10 Mapping
			0000: The first sample
11:8	R/W	0x0	
MACO	with Est.	Mes. Mys	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample
			TX1_CH9_MAP
		1	TX1 Channel 9 Mapping
			0000: The first sample
7:4	R/W	0x0	 0111: The eighth sample
			1000: The ninth sample
			1000. The filled sample
			1111: The sixteenth sample
	0	0	TVA CHO MAD
Macol	why Co.	ingen which	TX1 Channel 8 Mapping
			0000: The first sample
	- 4		·
3:0	R/W	0x0	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample



8.1.6.21 0x0050 I2S/PCM TX1 Channel Mapping1 Register 1 (Default Value: 0x0000_0000)

		-4	
		0	S.
	٠.(1,0	
	1.	_	
X	V 3		
110			

Offset: 0)x0050	and and	Register Name: I2S/PCM_TX1CHMAP1
Bit	Read/Write	Default/Hex	Description
			TX1_CH7_MAP
			TX1 Channel 7 Mapping
			0000: The first sample
31:28	R/W	0x0	
31.20	1,700	ONO.	0111: The eighth sample
		(1000: The ninth sample
		C S A	
			1111: The sixteenth sample
		17	TX1_CH6_MAP
			TX1 Channel 6 Mapping
Mycan	"Hegyl	nycon unyc	0000: The first sample of
27:24	R/W	0x0	
			0111: The eighth sample
			1000: The ninth sample
		4	1111: The sixteenth sample
		1	TX1_CH5_MAP
			TX1 Channel 5 Mapping
			0000: The first sample
			/
23:20	R/W	0x0	0111: The eighth sample
			1000: The ninth sample
	.0		
JU/Con	"MACO!	indegi.	1111: The sixteenth sample
			TX1_CH4_MAP
			TX1 Channel 4 Mapping
			0000: The first sample
19:16	R/W	0x0	
			0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample





	Offset: 0x0050			Register Name: I2S/PCM_TX1CHMAP1
	Bit	Read/Write	Default/Hex	Description
100	64	in his	The state of	TX1_CH3_MAP
				TX1 Channel 3 Mapping
				0000: The first sample
	15:12	D /\A/	0.40	
	15:12	R/W	0x0	0111: The eighth sample
				1000: The ninth sample
				- 101
			(1111: The sixteenth sample
				TX1_CH2_MAP
				TX1 Channel 2 Mapping
				0000: The first sample
	11:8	R/W	0x0	
14.	UACS.	nitycall ni	New WHYE	0111: The eighth sample
				1000: The ninth sample
				1111: The sixteenth sample
			4	TX1_CH1_MAP
			1	TX1 Channel 1 Mapping
				0000: The first sample
	7:4	R/W	0x0	
				0111: The eighth sample
				1000: The ninth sample
ļ				1111: The sixteenth sample
	Wal.	in Car	West "MAG	TX1_CH0_MAP TX1 Channel 0 Mapping Miles M
10		11, 1,	'N'	
				0000: The first sample
	3:0	R/W	0x0	 0111: The eighth sample
				1000: The ninth sample
				1111: The sixteenth sample



8.1.6.22 0x0054 I2S/PCM TX2 Channel Mapping0 Register 0 (Default Value: 0x0000_0000)

				A.	. `
		_	5	Ν	
	1	ď	1	۲	
	-	1.	_		
- 7/)			
N.	•				
1.					

Offset: 0)x0054	mycar myca	Register Name: I2S/PCM_TX2CHMAP0
Bit	Read/Write	Default/Hex	Description
			TX2_CH15_MAP
			TX2 Channel 15 Mapping
			0000: The first sample
31:28	R/W	0x0	
31.20	.,	one -	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample
		17	TX2_CH14_MAP
	5		TX2 Channel 14 Mapping
mican	MARSIN	Marie Million	0000: The first sample of his first sample of
27:24	R/W	0x0	0111: The eighth sample
			1000: The ninth sample
			- 4 A I I I I
			1111: The sixteenth sample
		n 1	TX2_CH13_MAP
			TX2 Channel 13 Mapping
			0000: The first sample
23:20	R/W	0x0	/-
			0111: The eighth sample
			1000: The ninth sample
Mest	"HACSIL	inycar innycar	1111: The sixteenth sample
			TX2_CH12_MAP
			TX2 Channel 12 Mapping
			0000: The first sample
19:16	R/W	0x0	 0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample

1631

MA

84 💉



"IUACSU

WACSU

MACSI.

Offset: 0	x0054		Register Name: I2S/PCM_TX2CHMAP0
Bit	Read/Write	Default/Hex	Description
15:12	R/W	0x0	TX2_CH11_MAP TX2 Channel 11 Mapping 0000: The first sample
15:12	K/ VV	UXU	0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample
		54	TX2_CH10_MAP TX2 Channel 10 Mapping 0000: The first sample
11:8	R/W/s	O*O	0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample
		1	TX2_CH9_MAP TX2 Channel 9 Mapping 0000: The first sample
7:4	R/W	0x0	0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample
Meg.	Mage in	ilder "HAE	TX2_CH8_MAP TX2 Channel 8 Mapping 0000: The first sample
3:0	R/W	0x0	0111: The eighth sample 1000: The ninth sample
3:0	R/W		0000: The first sample 0111: The eighth sample 1000: The ninth sample



8.1.6.23 0x0058 I2S/PCM TX2 Channel Mapping1 Register 1 (Default Value: 0x0000_0000)

		-4	
		0	S.
	٠.(1,0	
	1.	_	
X	V 3		
110			

Offset: 0)x0058	hycar unyc	Register Name: I2S/PCM_TX2CHMAP1
Bit	Read/Write	Default/Hex	Description
			TX2_CH7_MAP
			TX2 Channel 7 Mapping
			0000: The first sample
31:28	R/W	0x0	
31.20	1,7 **	OXO	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample
		17	TX2_CH6_MAP
			TX2 Channel 6 Mapping
anycan	ily care	Mean Which	0000: The first sample of
27:24	R/W	0x0	
			0111: The eighth sample
			1000: The ninth sample
		4	 1111: The sixteenth sample
		1	TX2_CH5_MAP
		N 1	TX2_Channel 5 Mapping
			0000: The first sample
			1
23:20	R/W	0x0	0111: The eighth sample
			1000: The ninth sample
MUNCOL.	whycal.	energy whole	1111: The sixteenth sample
			TX2_CH4_MAP
			TX2 Channel 4 Mapping
			0000: The first sample
19:16	R/W	0x0	
	,		0111: The eighth sample
			1000: The ninth sample
			
			1111: The sixteenth sample

1691

NAN





Offset: 0x0058 Register Name: I2S/PCM_TX2CHMAP1 Bit. Read/Write **Default/Hex** Description TX2_CH3_MAP TX2 Channel 3 Mapping 0000: The first sample 15:12 R/W 0x0 0111: The eighth sample 1000: The ninth sample

		.<	\
	c	S.	
-	7/).	
26.	1)		
14.			

1111: The sixteenth sample TX2_CH2_MAP TX2 Channel 2 Mapping 0000: The first sample 11:8 R/W 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample TX2_CH1_MAP TX2 Channel 1 Mapping 0000: The first sample 7:4 R/W 0x0 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample TX2_CH0_MAP TX2 Channel 0 Mapping 0000: The first sample R/W 3:0 0x0 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample



8.1.6.24 0x005C I2S/PCM TX3 Channel Mapping0 Register 0 (Default Value: 0x0000_0000)

			. {	$\overline{}$
		_(>
	ď	C	۲	
	-	ι~		
16.	`	3		

Offset: 0)x005C	mycon univer	Register Name: I2S/PCM_TX3CHMAP0
Bit	Read/Write	Default/Hex	Description
			TX3_CH15_MAP
			TX3 Channel 15 Mapping
			0000: The first sample
31:28	R/W	0x0	
31.20	I I V V V	OXO	0111: The eighth sample
			1000: The ninth sample
		CX	1111: The sixteenth sample
		JI	TX3_CH14_MAP
			TX3 Channel 14 Mapping
Mycan	176817	Nycon Myc	0000: The first sample ್ಟ್ರ್
27:24	R/W	0x0	1, 1, 1, 1,
			0111: The eighth sample
			1000: The ninth sample
- 4			1111: The sixteenth sample
		W. I	TX3_CH13_MAP
			TX3 Channel 13 Mapping
			0000: The first sample
23:20	R/W	0x0	Odda. The eligibility country
			0111: The eighth sample
			1000: The ninth sample
Mesic	altycar.	Megil "Hac	1111: The sixteenth sample
		1/0	TX3_CH12_MAP
			TX3 Channel 12 Mapping
			0000: The first sample
10:16	R/W	0x0	
19:16	IN/ VV	UXU	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample

,car



Offset: 0	x005C		Register Name: I2S/PCM_TX3CHMAP0
Bit	Read/Write	Default/Hex	Description
W. S.	in Prince	in in	TX3_CH11_MAP
			TX3 Channel 11 Mapping
			0000: The first sample
15:12	R/W	0x0	
10.12	.,	o no	0111: The eighth sample
			1000: The ninth sample
			- 101
		(1111: The sixteenth sample
		C32	TX3_CH10_MAP
		1	TX3 Channel 10 Mapping
			0000: The first sample
11:8	R/W	0x0	0111: The eighth sample
July 1	i Petin		1000: The ninth sample
		1000. The fillith sample	
,			1111: The sixteenth sample
			TX3_CH9_MAP
			TX3 Channel 9 Mapping
			0000: The first sample
7.4	D //A/	00	
7:4	R/W	0x0	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample
West.	MARSE I	MCST HYC	TX3_CH8_MAP TX3 Channel 8 Mapping
iles	Nes	Megil Megil	
			0000: The first sample
3:0	R/W	0x0	
			0111: The eighth sample

MYCST

Mes

9 .mg

1000: The ninth sample

1111: The sixteenth sample



8.1.6.25 0x0060 I2S/PCM TX3 Channel Mapping1 Register 1 (Default Value: 0x0000_0000)

. 4	.0.
4	
	,
7(1)	

Offset: 0)x0060	inder inde	Register Name: I2S/PCM_TX3CHMAP1
Bit	Read/Write	Default/Hex	Description
			TX3_CH7_MAP
			TX3 Channel 7 Mapping
			0000: The first sample
31:28	R/W	0x0	
31.20	1,7 **	OXO	0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample
		1	TX3_CH6_MAP
			TX3 Channel 6 Mapping
Mycan	ilistesia.	Hear Myc	0000: The first sample of
27:24	R/W	0x0	
			0111: The eighth sample
			1000: The ninth sample
		4	 1111: The sixteenth sample
		1	TX3_CH5_MAP
			TX3 Channel 5 Mapping
			0000: The first sample
			/
23:20	R/W	0x0	0111: The eighth sample
			1000: The ninth sample
Mycon	MACO	inger ingre	1111: The sixteenth sample
			TX3_CH4_MAP
			TX3 Channel 4 Mapping
			0000: The first sample
19:16	R/W	0x0	
			0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample





Offset: 0x0060			Register Name: I2S/PCM_TX3CHMAP1
Bit	Read/Write	Default/Hex	Description
all?	in Vila	est jest	TX3_CH3_MAP
			TX3 Channel 3 Mapping
			0000: The first sample
15:12	D /\A/	0x0	
15.12	R/W	UXU	0111: The eighth sample
			1000: The ninth sample
			- 10
			1111: The sixteenth sample
			TX3_CH2_MAP
		1	TX3 Channel 2 Mapping
		17 6	0000: The first sample
11:8	R/W	0x0	
Which.	" Arther "	West Which	0111: The eighth sample
		4	1000: The ninth sample
			4 114
			1111: The sixteenth sample
			TX3_CH1_MAP
		4	TX3 Channel 1 Mapping
			0000: The first sample
7:4	R/W	0x0	
	1,11		0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample
WCSL.	wear.	West Mes	TX3_CH0_MAP
M.	My, M	Palu Pa	TX3 Channel 0 Mapping
			0000: The first sample
3:0	R/W	0x0	
			0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample

11/08/

,c3(



8.1.6.26 0x0064 I2S/PCM RX Channel Select Register (Default Value: 0x0000_0000)

				4		١
			0		>	
		C	1	V		
	<	7.	_			
X	`)				

Offset: 0x0064		hican mys	Register Name: I2S/PCM_RXCHSEL
Bit	Read/Write	Default/Hex	Description
31:22	/	/	1
			RX_OFFSET
21:20	D /\A/	0x0	RX Offset Tune (RX Data offset to LRCK)
21:20	R/W	UXU	0: No offset
			n: Data is offset by n BCLKs to LRCK
		4	RX_CHSEL
			RX Channel (Slot) Number Select for Input
			0000: 1 channel or slot
19:16	R/W	0x0	
	N/ W	OXO	0111: 8 channels or slots
Mean	Hear	year in	1000: 9 channels or slots
	n. 1	<i>y</i> ,	h, h, h,
			1111: 16 channels or slots
15:0	1	1	/

My KSIL

8.1.6.27 0x0068 I2S/PCM RX Channel Mapping Register0 (Default Value: 0x0000_0000)

	Offset: 0	Offset: 0x0068		Register Name: I2S/PCM_RXCHMAP0
	Bit	Read/Write	Default/Hex	Description
	31:30	/	/	/
-				RX_CH15_SELECT
	War.	104C81	West White	RX Channel 15 Select Wall Hard Hard
4	29:28	R/W	0x0	00: SDI0
	23.20	Ny VV	OXO	01: SDI1
				10: SDI2
				11: SDI3

WHYCE

2 104





Offset: 0x0068 Register Name: I2S/PCM_RXCHMAP0 Bit. Read/Write Default/Hex Description RX_CH15_MAP **RX Channel 15 Mapping** 0000: The first sample 27:24 R/W 0x0 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample 23:22 / RX_CH14_SELECT RX Channel 14 Select 00: SDI0 21:20 R/W 0x0 01: SDI1 10: SDI2 11: SDI3 RX_CH14_MAP **RX Channel 14 Mapping** 0000: The first sample 19:16 R/W 0x0 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample 15:14 RX_CH13_SELECT RX Channel 13 Select 00: SDI0 13:12 R/W 0x0

MC8IN

MHYCO

693

01: SDI1 10: SDI2 11: SDI3



Offset: 0	x0068		Register Name: I2S/PCM_RXCHMAP0
Bit	Read/Write	Default/Hex	Description
May	in the	is the	RX_CH13CMAP
			RX Channel 13 Mapping
			0000: The first sample
11:8	R/W	0x0	
11.0	TY VV	ONO	0111: The eighth sample
			1000: The ninth sample
			- 101
		•	1111: The sixteenth sample
7:6	/	1	1
	R/Ws	0 x 0	RX_CH12_SELECT
			RX Channel 12 Select
5:4			00: SDI0
MAN			01: SDI1/H
			10: SDI2
			11: SDI3
			RX_CH12_MAP
			RX Channel 12 Mapping
		1	0000: The first sample
3:0	R/W	0x0	
			0111: The eighth sample 1000: The ninth sample
			1000. The fillith sample
			 1111: The sixteenth sample

8.1.6.28 0x006C I2S/PCM RX Channel Mapping Register1 (Default Value: 0x0000_0000)

Offset: 0x006C			Register Name: I2S/PCM_RXCHMAP1
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/
	R/W	0x0	RX_CH11_SELECT
			RX Channel 11 Select
29:28			00: SDI0
29:28			01: SDI1
			10: SDI2
			11: SDI3





Offset: 0x006C			Register Name: I2S/PCM_RXCHMAP1
Bit	Read/Write	Default/Hex	Description
W	in the	the this	RX_CH11 MAP
			RX Channel 11 Mapping
			0000: The first sample
27:24	R/W	0x0	
27.24	I N/ VV	UXU	0111: The eighth sample
			1000: The ninth sample
			10
		(1111: The sixteenth sample
23:22	/	1	1
		77	RX_CH10_SELECT
		11 6	RX Channel 10 Select
21:20	R/W	0x0	00: SDI0
MY 3.20			01: SDI1
			10: SDI2
			11: SDI3
			RX_CH10_MAP
		0x0	RX Channel 10 Mapping
			0000: The first sample
19:16	R/W		
			0111: The eighth sample
			1000: The ninth sample
			1111. The sixteenth comple
45.44	,	, /	1111: The sixteenth sample
15:14	/	1	
West	why con	chest, mpse	RX_CH9_SELECT REST HERE WHICH
		4.	RX_CH9_SELECT RX Channel 9 Select 00: SDI0
13:12	R/W	0x0	01: SDI1
			10: SDI2
			11: SDI3
]		11. 3013

147CSL

ິ 695



Offset: 0	x006C		Register Name: I2S/PCM_RXCHMAP1
Bit	Read/Write	Default/Hex	Description
all?	in Pilin	is his	RX_CH9_MAP
			RX Channel 9 Mapping
			0000: The first sample
11:8	R/W	0x0	
11.0	.,	one	0111: The eighth sample
			1000: The ninth sample
			- 101
		(1111: The sixteenth sample
7:6	/	1	
		*1	RX_CH8_SELECT
	R/Ws1	0×0	RX Channel 8 Select
5:4			00: SDI0
AKIN			01: SDI1 _M 3c who who who who
			10: SDI2
			11: SDI3
			RX_CH8_MAP
		0x0	RX Channel 8 Mapping
			0000: The first sample
3:0	R/W		 0111: The eighth sample
			1000: The ninth sample
			/
			1111: The sixteenth sample

8.1.6.29 0x0070 I2S/PCM RX Channel Mapping Register2 (Default Value: 0x0000_0000)

Offset: 0x0070			Register Name: I2S/PCM_RXCHMAP2
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/
	R/W	0x0	RX_CH7_SELECT
			RX Channel 7 Select
29:28			00: SDI0
29:28			01: SDI1
			10: SDI2
			11: SDI3





	Offset: 0	x0070		Register Name: I2S/PCM_RXCHMAP2
782	Bit	Read/Write	Default/Hex	Description
Whitely "	My.	in him	is with	RX_CH7_MAP
				RX Channel 7 Mapping
				0000: The first sample
	27:24	R/W	0x0	
	27.21	11, 11	ONO	0111: The eighth sample
				1000: The ninth sample
				- 101
			(1111: The sixteenth sample
	23:22	1	1	/
			*7	RX_CH6_SELECT
	21:20	R/Ws	0x0	RX Channel 6 Select
20				00: SDI0
Whytest !				01: SDI11He
				10: SDI2
				11: SDI3
				RX_CH6_MAP
				RX Channel 6 Mapping
			1	0000: The first sample
	19:16	R/W	0x0	
				0111: The eighth sample

1000: The ninth sample

1111: The sixteenth sample

RX Channel 5 Select

00: SDI0

01: SDI1 10: SDI2 11: SDI3

15:14

13:12

R/W

0x0



Offset: 0	x0070		Register Name: I2S/PCM_RXCHMAP2
Bit	Read/Write	Default/Hex	Description
all?	in his	is his	RX_CH5_MAP
			RX Channel 5 Mapping
			0000: The first sample
11: 8	R/W	0x0	
11.0	.,	one	0111: The eighth sample
			1000: The ninth sample
			- 101
		(1111: The sixteenth sample
7:6	/	1	
		*1	RX_CH4_SELECT
	R/Wal	0x0	RX Channel 4 Select
5:4			00: SDI0
AKIN			01: SDI1 _M 3c which which which
			10: SDI2
			11: SDI3
			RX_CH4_MAP
			RX Channel 4 Mapping
		N 1	0000: The first sample
3:0	R/W	0x0	 0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample

8.1.6.30 0x0074 I2S/PCM RX Channel Mapping Register3 (Default Value: 0x0000_0000)

Offset: 0x0074			Register Name: I2S/PCM_RXCHMAP3
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/
	R/W	0x0	RX_CH3_SELECT
			RX Channel 3 Select
29:28			00: SDI0
29:28			01: SDI1
			10: SDI2
			11: SDI3





"WASU

Offset: 0x0074 Register Name: I2S/PCM_RXCHMAP3 Bit. Read/Write Default/Hex Description RX_CH3_MAP **RX Channel 3 Mapping** 0000: The first sample 27:24 R/W 0x0 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample 23:22 / RX_CH2_SELECT **RX Channel 2 Select** 00: SDI0 21:20 R/W 0x0 01: SDI1 10: SDI2 11: SDI3 RX_CH2_MAP **RX Channel 2 Mapping** 0000: The first sample 19:16 R/W 0x0 0111: The eighth sample 1000: The ninth sample 1111: The sixteenth sample 15:14 RX_CH1_SELECT RX Channel 1 Select 00: SDI0 13:12 R/W 0x0 01: SDI1 10: SDI2 11: SDI3

Mean

500



Offset: 0	x0074		Register Name: I2S/PCM_RXCHMAP3
Bit	Read/Write	Default/Hex	Description
all?	in him	The things	RX_CH1_MAP when when when when when
			RX Channel 1 Mapping
			0000: The first sample
11:8	R/W	0x0	
	.,	one -	0111: The eighth sample
			1000: The ninth sample
			- 101
		(1111: The sixteenth sample
7:6	/	1	/
	R/Ws	0x0	RX_CH0_SELECT
			RX Channel 0 Select
5;4			00: SDI0
AUN			01: SDI1/halo whalo whalo whalo
			10: SDI2
			11: SDI3
			RX_CH0_MAP
			RX Channel 0 Mapping
		N 1	0000: The first sample
3:0	R/W	0x0	 0111: The eighth sample
			1000: The ninth sample
			1111: The sixteenth sample

8.1.6.31 0x0080 I2S/PCM ASRC MCLK Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: MCLKCFG
Bit	Read/Write	Default/Hex	Description
31:17	R	0x0	/
	R/W	0x0	ASRC_MCLK_GATE
16			ASRC Clock Gate Enable Control
10			0: Gated
			1: Not gated
15:4	/	1	/



Offset: 0	0x0080		Register Name: MCLKCFG
Bit	Read/Write	Default/Hex	Description
July .	in Prince	Kily Kill	ASRC_MCLK_FREQ_DIV_COE
			Frequency Division Coefficient
			4'd0 = Res (no output),
			4'd1 = 1x,
			4'd2 = 1/2x,
			4'd3 = 1/4x,
			4'd4 = 1/6x,
			4'd5 = 1/8x,
			4'd6 = 1/12x,
3:0	R/W	0x0	4'd7 = 1/16x,
		JF	4'd8 = 1/24x,
			4'd9 = 1/32x,
hycan	'Mcarl	year.	4'd10 = 1/48,
4	14, 1	W. W.	4'd11 = 1/64x,
			4'd12 = 1/96x,
			4'd13 = 1/128x,
			4'd14 = 1/176x,
			4'd15 = 1/192x,
			others = Res

8.1.6.32 0x0084 I2S/PCM ASRC OUT Sample Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0084			Register Name: F _{SOUT} CFG
Bit	Read/Write	Default/Hex	Description
31:21	R/h/	0x0	1 will all the line 1
	R/W	0x0	FSOUT_GATE
20			fsout Clock Gate Enable Control
20			0: Gated
			1: Not gated

M.

WACSI

C.

~ 701



Offset: 0	x0084		Register Name: F _{SOUT} CFG
Bit	Read/Write	Default/Hex	Description
all?	in the	is with	FSOUT_CLK_SRC_SELOT AND
			fsout Clock Source Select
			00: I2SO_ASRC_CLK
19:16	R/W	0x0	01: ACLK
			10: ACLKM
			11: BCLK
15.0	,	,	Others: Reserved
15:8	/	/	COUT CIK EDEO DIV COE1
			FSOUT_CLK_FREQ_DIV_COE1
		17	fsout Frequency Division Coefficient 1
	36 (The First Division Factor
WHACAU.	whycan vi	Mest Whyce	It has two levels of frequency division, the first level is bit[7:4], the second level is bit[3:0], and the frequency division factors
			are multiplied by the two division factors, the division
			relationship of the two divisions are the same.
			4'd0 = Res (no output),
			4'd1 = 1x,
		1	4'd2 = 1/2x,
7.4	D // /	0.0	4'd3 = 1/4x,
7:4	R/W	0x0	4'd4 = 1/6x, 4'd5 = 1/8x,
			4'd6 = 1/12x,
			4'd7 = 1/16x,
			4'd8 = 1/24x,
Mycar	WHO IS	Mest "Hale	4'd9 = 1/32x, 4'd10 = 1/48,
alc.	Mys M	is Mes	4'd10 = 1/48,
			4'd11 = 1/64x,
			4'd12 = 1/96x,
			4'd13 = 1/128x,
			4'd14 = 1/176x,
			4'd15 = 1/192x

N/N

MYCSI

WACSL

02



Offset:	0x0084		Register Name: F _{SOUT} CFG
Bit	Read/Write	Default/Hex	Description
all y	in this	KIN WIN	FSOUT_CLK_FREQ_DIV_COE2 W W
			fsout Frequency Division Coefficient 2
			The Second Division Factor
			4'd0 = Res (no output),
			4'd1 = 1x,
			4'd2 = 1/2x,
			4'd3 = 1/4x,
		,	4'd4 = 1/6x,
		0	4'd5 = 1/8x,
3:0	R/W	0x0	4'd6 = 1/12x,
		11 6	4'd7 = 1/16x,
.0	8		4'd8 = 1/24x,
Mycan	"HACS!	Notes White	4'd9 = 1/32x, My 4'd
			4'd10 = 1/48,
\			4'd11 = 1/64x,
			4'd12 = 1/96x,
		4	4'd13 = 1/128x,
		1	4'd14 = 1/176x,
			4'd15 = 1/192x

8.1.6.33 0x0088 I2S/PCM IN Sample Pulse Extend Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0088			Register Name: FsinEXTCFG			
Bit	Read/Write	Default/Hex	Description of the second of t			
31:17	R	0x0	1 me me me me			
			Extend Enable			
16	R/W	0x0	0: Disabled			
16			1: Enabled			
			Enable the bit when using ASRC.			
45.0	D/M	00	The Cycle Number of Pulse Extend			
15:0	R/W	0x0	The cycle is BCLK clock and is 1 at least.			



8.1.6.34 0x008C I2S/PCM ASRC Enable Register (Default Value: 0x0000_0000)

Offset: 0x008C			Register Name: ASRCEN	WHACSE	wh/car	WHICSE
Bit	Read/Write	Default/Hex	Description			
31:1	R	0x0	/			
			ASRC Function Enable			
0	R/W	0x0	0: Disabled			
			1: Enabled			

8.1.6.35 0x0090 I2S/PCM ASRC Manual Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0090			Register Name: ASRCMANCFG	
Bit	Read/Write	Default/Hex	Description	
My Ace.	NIACO,	HER WHYCE	ASRC_RATIO_MANUALEN ME	
31	R/W	0x0	Manual Configuration of ASRC Ratio Enable	
31	N/ VV	UXU	0: Disabled	
			1: Enabled	
30:26	R	0x0	/	
		1	ASRC_RATIO_VALUE_MANUAL_CFG	
			ASRC Ratio Value Manual Configure	
25:0	R/W	0x0	The ratio value is an unsigned 26-bit number and uses 4.22 da	
			format, which means there are 4 bits to the left of the decimal	
			point and 22 bits to the right of the decimal point.	

8.1.6.36 0x0094 I2S/PCM ASRC Ratio State Register (Default Value: 0x0040_0000)

Offset: 0x0094			Register Name: ASRCRATIOSTAT
Bit	Bit Read/Write Default/Hex		Description
31:30	R	0x0	/
			ASRC_BUF_OVERFLOW_STA
			ASRC Receive Data Buffer Overflow State
29	R	0x0	It can control the mute with lock.
			0: No overflow
			1: Overflow



Offset: 0x0094			Register Name: ASRCRATIOSTAT			
Bit	Read/Write	Default/Hex	Description			
	ik i	in the second	ADAPT_COMPUT_LOCK			
28	R	0x0	Adaptive Ratio Computational Lock			
			0: Unlocked			
			1: Locked			
27:26	R	0x0	1			
25:0	R	0x400000	ADAPT_COMPUT_VALUE Adaptive Ratio Computational Value			

8.1.6.37 0x0098 I2S/PCM ASRC FIFO State Register (Default Value: 0x0000_0000)

Offset: 0x0098			Register Name: ASRCFIFOSTAT
Bit	Read/Write	Default/Hex	Description
31:9	1	1	1
			ASRC_RX_FIFO_FULL_LEVAL
8:0	R	0x0	ASRC RXFIFO Full Level
			The manually-configured FIFO fill level for the ratio value of the
			received data.

8.1.6.38 0x009C I2S/PCM MBIST Test Configuration Register (Default Value: 0x0000_0000)

Offset: 0x0090		ingoli ingo	Register Name: ASRCMBISTCFG		
Bit	Read/Write	Default/Hex	Description		
31:9	1	/	/		
			ASRC_RAM_BIST_EN		
8	R/W	0x0	ASRC RAM BIST Enable		
			Enable the RAM BIST.		
7:1	/	/	/		
			ASRC_ROM_BIST_EN		
0	R/W	0x0	ASRC ROM BIST Enable		
			Enable the ROM BIST.		



8.1.6.39 0x00A0 I2S/PCM ASRC MBIST Test State Register (Default Value: 0x0000_0002)

			4	7
		٦,	λ	>
	7	V		
20	7	\		

Bit Read/Write Default/Hex Description 31:19 / / 18 R 0x0 ROM_BIST_ERROR_XOR ROM BIST error xor 17 R 0x0 ROM_BIST_ERROR_SUM ROM BIST error sum ROM_BUSY_STATUS ROM_BUSY_STATUS 16 R 0x0 1: ROM busy	
18 R 0x0 ROM_BIST_ERROR_XOR ROM BIST error xor 17 R 0x0 ROM_BIST_ERROR_SUM ROM BIST error sum ROM_BUSY_STATUS ROM_BUSY_STATUS	
18 R 0x0 ROM BIST error xor ROM_BIST_ERROR_SUM ROM BIST error sum ROM_BUSY_STATUS ROM BUSY STATUS	
ROM BIST error xor ROM_BIST_ERROR_SUM ROM_BIST error sum ROM_BUSY_STATUS ROM BUSY STATUS	
ROM BIST error sum ROM_BUSY_STATUS ROM BUSY STATUS	
ROM_BUSY_STATUS ROM BUSY STATUS	
ROM BUSY STATUS	
16 R 0x0	
1: ROM busy	
0: ROM idle	
15:8 / Call 15:8 / Call 15:8	West West
RAM_BIST_ERR_STATUS	M. M.
RAM BIST error status	
7 R 0x0 1: Error	
0: No effect	
RAM_BIST_ERROR_PATTERN.	
6:4 R 0x0 RAM BIST error pattern	
RAM_BIST_ERROR_CYCLE	
3:2 R Ox0 RAM BIST error cycle	
RAM_STOP_STATUS	
RAM stop status	
RAM stop status 1: Stop in the latest and the late	Myssi Myssi
0: Running	
RAM_BUSY_STATUS	
RAM busy status	
0 R 0x0 1: RAM busy	
0: RAM idle	

MHYCO



8.2 DMIC

8.2.1 Overview

The DMIC controller supports one 8-channel digital microphone interface and can output 128 fs or 64 fs (fs = ADC sample rate).


The DMIC controller includes the following features:

- Supports up to 8 channels
- Sample rate from 8 kHz to 48 kHz

8.2.2 Block Diagram

The following figure shows a block diagram of the DMIC.

Figure 8-12 DMIC Block Diagram



8.2.3 Functional Description

8.2.3.1 External Signals

The following table describes the external signals of DMIC.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved. 707



Table 8-5 DMIC External Signals

Signal	Description Color	Jugar Jugar	Type
DMIC-CLK	Digital Microphone Clock Output	M., M.,	O MILL
DMIC-DATA0	Digital Microphone Data Input		
DMIC-DATA1	Digital Microphone Data Input	• 0	
DMIC-DATA2	Digital Microphone Data Input		ı
DMIC-DATA3	Digital Microphone Data Input	151	I

8.2.3.2 Clock Sources

The following table describes the clock source for DMIC. For clock setting, configurations, and gating information, refer to section 3.2 "<u>CCU</u>".

Table 8-6 DMIC Clock Sources

Clock Sources	Description
PLL_AUDIO0(1X)	By default, PLL_AUDIO0(1X) is 24.5714 MHz.
PLL_AUDIO1(DIV2)	By default, PLL_AUDIO1 is 3072 MHz, PLL_AUDIO1(DIV2) is 1536 MHz, and
PLL_AUDIO1(DIV5)	PLL_AUDIO1(DIV5) is 614.4 MHz (24.576 MHz*25).


8.2.3.3 Operation Mode

The software operation of the DMIC is divided into five steps: system setup, DMIC initialization, channel setup, DMA setup, and Enable/Disable module.

The following figure shows the flow chart of the whole operation, the system setup, and the DMIC initialization.



Figure 8-13 DMIC Operation Mode



1. System Setup and DMIC Initialization

The first step in the system setup is properly programming the GPIO because the DMIC port is a multiplex pin. For functions of the multiplex pins, refer to the pin multiplex specification.

Perform the following steps for the clock source. Firstly, disable the PLL_AUDIO through PLL AUDIOX Control Register [PLL_ENABLE]. Secondly, set up the frequency of the PLL_AUDIO in PLL AUDIOX Control Register. Then enable PLL_AUDIO. After that, enable the DMIC gating through DMIC CLK REG when you checkout that the LOCK bit of PLL AUDIOX Control Register becomes 1. At last, reset and enable the DMIC bus gating by DMIC BGR REG.

After the system setup, the register of DMIC can be setup. Firstly, initialize the DMIC. You should close the globe enable bit (<u>DMIC_EN[8]</u>), data channel enable bit (<u>DMIC_EN[7:0]</u>) by writing 0 to it. After that, flush the RXFIFO by writing 1 to <u>DMIC_RXFIFO_CTR[31]</u>. At last, you can clear the Data/RXFIFO counter by writing 1 to <u>DMIC_RXFIFO_STA</u>, <u>DMIC_CNT</u>.

2. Channel Setup and DMA Setup

You can set up the sample rate, the sample resolution, the over-sample rate, the channel number, the RXFIFO output mode, the RXFIFO trigger level, and so on. The setup of the register can be found in the specification.

The DMIC supports two methods to transfer the data. The most common way is DMA, the setup of DMA can be found in section 3.9 "DMAC". In this module, you just enable the DRQ.

3. Enable and Disable DMIC

To enable the function, you can enable the data channel enable bit (<u>DMIC_EN[7:0]</u>) by writing 1 to it. After that, enable DMIC by writing 1 to the Globe Enable bit (<u>DMIC_EN[8]</u>). Write 0 to <u>DMIC_EN[8]</u> to disable DMIC.

MYCar

Mycsi

MAC

_



8.2.4 Register List

Module Name: Base Address

Ox02031000

Base Address

Ox02031000

Register Name	Offset	Description
DMIC_EN	0x0000	DMIC Enable Control Register
DMIC_SR	0x0004	DMIC Sample Rate Register
DMIC_CTR	0x0008	DMIC Control Register
DMIC_DATA	0x0010	DMIC Data Register
DMIC_INTC	0x0014	DMIC Interrupt Control Register
DMIC_INTS	0x0018	DMIC Interrupt Status Register
DMIC_RXFIFO_CTR	0x001C	DMIC RXFIFO Control Register
DMIC_RXFIFO_STA	0x0020	DMIC RXFIFO Status Register
DMIC_CH_NUM	0x0024	DMIC Channel Numbers Register
DMIC_CH_MAP	0x0028	DMIC Channel Mapping Register
DMIC_CNT	0x002C	DMIC Counter Register
DATA0_DATA1_VOL_CTR	0x0030	DataO and Data1 Volume Control Register
DATA2_DATA3_VOL_CTR	0x0034	Data2 And Data3 Volume Control Register
HPF_EN_CTR	0x0038	High Pass Filter Enable Control Register
HPF_COEF_REG	0x003C	High Pass Filter Coefficient Register
HPF_GAIN_REG	0x0040	High Pass Filter Gain Register

8.2.5 Register Description

8.2.5.1 0x0000 DMIC Enable Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: DMIC_EN
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/

May May



Offset	Offset: 0x0000		Register Name: DMIC_EN
Bit	Read/Write	Default/Hex	Description & &
My My	iles	in the	RX_SYNC_EN_START ME ME ME
29	R/W	0x0	Audio Subsys RX Synchronize Enable Start Includes Audio codec/I2SO/I2S1/I2S2/DMIC/OWA RX. The bit takes effect only when RX_SYNC_EN is set to 1. 0: Disabled 1: Enabled
28	R/W	0x0	RX_SYNC_EN DMIC RX Synchronize Enable 0: Disabled 1: Enabled
27:9	/	1	
Wifeat	R/W	0x0	GLOBE_EN DMIC Globe Enable 0: Disabled 1: Enabled
7	R/W	0x0	DATA3_CHR_EN DATA3 Right Channel Enable 0: Disabled 1: Enabled
6	R/W	0x0	DATA3_CHL_EN DATA3 Left Channel Enable 0: Disabled 1: Enabled
W. 2007	R/W ^N CAT	OxO 3	DATA2_CHR_EN DATA2 Right Channel Enable 0: Disabled 1: Enabled
4	R/W	0x0	DATA2_CHL_EN DATA2 Left Channel Enable 0: Disabled 1: Enabled
3	R/W	0x0	DATA1_CHR_EN DATA1 Right Channel Enable 0: Disabled 1: Enabled

MYCSI

"WACSL



	18,2.	
N.	40	
4.		

Offset	Offset: 0x0000		Register Name: DMIC_EN
Bit	Read/Write	Default/Hex	Description &
all?	M	We want	DATA1_CHEEN WE WE WE WE
2	R/W	0x0	DATA1 Left Channel Enable
2	K/ VV	UXU	0: Disabled
			1: Enabled
		0x0	DATAO_CHR_EN
1	R/W		DATAO Right Channel Enable
1	K/ VV		0: Disabled
			1: Enabled
			DATAO_CHL_EN
	D /\A/	0.0	DATA0 Left Channel Enable
0	R/W	0x0	0: Disabled
			1: Enabled

My Sell

8.2.5.2 0x0004 DMIC Sample Rate Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: DMIC_SR
Bit	Read/Write	Default/Hex	Description
31:3	1	1	1
	- 1		DMIC_SR
			Sample Rate of DMIC
			000: 48 kHz
		,	010: 24 kHz
		/	100: 12 kHz
12:0	R/W	0x0	110: Reserved Note The Market Note The Note of The Not
2.0	10/13	QNO	001: 32 kHz
			011: 16 kHz
			101: 8 kHz
			111: Reserved
			44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLL
			Configure Bit.



8.2.5.3 0x0008 DMIC Control Register (Default Value: 0x0000_0000)

Offset:	0x0008	My Coli	Register Name: DMIC_CTR
Bit	Read/Write	Default/Hex	Description
31:11	/	/	1
			DMICFDT
			DMIC RXFIFO Delay Time for Writing Data after GLOBE_EN
10:9	R/W	0x0	00: 5 ms
20.5	.,	one.	01: 10 ms
			10: 20 ms
			11: 30 ms
		5-7	DMICDFEN
8	R/W	0x0	DMIC RXFIFO Delay Function for Writing Data after GLOBE_EN
			0: Disabled
Wheat	"http:	JAN JE BILL	APEnabled was made make make make make make make make mak
			DATA3 Left Data and Right Data Swap Enable
7	R/W	0x0	0: Disabled
			1: Enabled
		4	DATA2 Left Data and Right Data Swap Enable
6	R/W	0x0	0: Disabled
			1: Enabled
			DATA1 Left Data and Right Data Swap Enable
5	R/W	0x0	0: Disabled
			1: Enabled
			DATA0 Left Data and Right Data Swap Enable
4	R/W	0x0	0: Disabled
CACSE.	HACSIC .	italcan	18 Enabled of war
3:1	1"	V.	1 n. n. n. n.
			DMIC Oversample Rate
0	R/W	0x0	0: 128 (Supports 8 kHz to 24 kHz)
			1: 64 (Supports 16 kHz to 48 kHz)

8.2.5.4 0x0010 DMIC DATA Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0010		Register Name: DMIC_DATA
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	DMIC_DATA



8.2.5.5 0x0014 DMIC Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: DMIC_INTC
Bit	Read/Write	Default/Hex	Description
31:3	/	/	1
			RXFIFO_DRQ_EN
2	R/W	0x0	DMIC RXFIFO Data Available DRQ Enable
2	K/ VV	UXU	0: Disabled
			1: Enabled
			RXFIFO_OVERRUN_IRQ_EN
1	D /\A/	0,0	DMIC RXFIFO Overrun IRQ Enable
1	R/W	0x0	0: Disabled
Mesu	, wear	, year	1. Enabled was was well with
	14,	14, 15	DATA_IRQ_EN
	DAM	0x0	DMIC RXFIFO Data Available IRQ Enable
0	R/W		0: Disabled
			1: Enabled

8.2.5.6 0x0018 DMIC Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0018		Register Name: DMIC_INTS
Bit	Read/Write	Default/Hex	Description
31:2	/	1	1
CACSIC	, West	WHYCOL .	RXFIFO_OVERRUN_IRQ_PENDING
11.,	Mr.	MIL.	DMIC RXFIFO Overrun Pending Interrupt
1	R/W1C	0x0	0: No pending IRQ
1	N/WIC OXO	1: RXFIFO overrun pending IRQ	
			Writing '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.
			RXFIFO_DATA_IRQ_PENDING
		W1C 0x0	DMIC RXFIFO Data Available Pending Interrupt
0	0 R/W1C		0: No pending IRQ
			1: Data available pending IRQ
			Writing '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.

"Acsil

MYCE

Mes



8.2.5.7 0x001C DMIC RXFIFO Control Register (Default Value: 0x0000_0040)

Offset:	0x001C		Register Name: DMIC_RXFIFO_CTR
Bit	Read/Write	Default/Hex	Description
31	R/W1C	0x0	DMIC_RXFIFO_FLUSH DMIC RXFIFO Flush Writing '1' to flush RXFIFO, self clear to '0'
30:10	/	/	1
(S)	R/W ^{scar}	Oxo Oxo	RXFIFO_MODE RXFIFO Output Mode (Mode 0, 1) 0: Expanding '0' at LSB of RXFIFO register 1: Expanding received sample sign bit at MSB of RXFIFO register For 24-bit received audio sample: Mode 0: RXDATA[31:0] = {RXFIFO_O[20:0], 11'h0} Mode 1: RXDATA[31:0] = {8{RXFIFO_O[20]}, RXFIFO_O[20:0], 3'h0} For 16-bit received audio sample: Mode 0: RXDATA[31:0] = {RXFIFO_O[20:5], 16'h0} Mode 1: RXDATA[31:0] = {16{RXFIFO_O[20]}, RXFIFO_O[20:5]}
8	R/W	0x0	Sample_Resolution 0: 16-bit 1: 24- bit
7:0	R/W	0x40	RXFIFO_TRG_LEVEL RXFIFO Trigger Level (TRLV[7:0]) Interrupt and DMA request trigger level for DMIC RXFIFO normal condition IRQ/DRQ Generated when WLEVEL > TRLV[7:0]) WLEVEL represents the number of valid samples in the DMIC RXFIFO

8.2.5.8 0x0020 DMIC RXFIFO Status Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: DMIC_RXFIFO_STA
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/
8	R	0x1	Reserved



(Offset: 0x0020			Register Name: DMI	C_RXFIFO_S	STA		
E	Sit	Read/Write	Default/Hex	Description	Tes.	.car	183.	183.
M.	7.0	R/W	Why i	DMIC_DATA_CNT	in	ins	in	N/A
1	7:0	K/ VV	0x0	DMIC RXFIFO Availab	ole Sample \	Word Counter		

8.2.5.9 0x0024 DMIC Channel Numbers Register (Default Value: 0x0000_0001)

Offset: 0x0024			Register Name: DMIC_CH_NUM	
Bit	Read/Write	Default/Hex	Description	
31:3	/	1 ()	1	
2:0	R/W	0x1	DMIC_CH_NUM	
2.0	N/ W	OXI	DMIC enable channel numbers are (N + 1).	

8.2.5.10 0x0028 DMIC Channel Mapping Register (Default Value: 0x7654_3210)

Offset:	Offset: 0x0028		Register Name: DMIC_CH_MAP			
Bit	Read/Write	Default/Hex	Description	Description		
			DMIC_CH7_MAP			
			DMIC Channel 7 Mapping			
			0000: DATA0 Left Channel			
			0001: DATA0 Right Channel			
21.20	D /\A/	0.47	0010: DATA1 Left Channel			
31:28	R/W	0x7	0011: DATA1 Right Channel			
	2		0100: DATA2 Left Channel		2	2
Mycan	"NLACSI"	whycan	0101: DATA2 Right Channel	"MACSIL	"MACSI"	"MACSI"
			0110: DATA3 Left Channel	4.	4.	4,
			0111: DATA3 Right Channel			





Offset:	Offset: 0x0028		Register Name: DMIC_CH_MAP
Bit	Read/Write	Default/Hex	Description &
all y	MA	il shi	DMIC_CH6_MAP
			DMIC Channel 6 Mapping
			0000: DATA0 Left Channel
			0001: DATA0 Right Channel
27:24	R/W	0x6	0010: DATA1 Left Channel
27.24	n/ vv	UXU	0011: DATA1 Right Channel
			0100: DATA2 Left Channel
			0101: DATA2 Right Channel
			0110: DATA3 Left Channel
			0111: DATA3 Right Channel
			DMIC_CH5_MAP
		Night	DMIC Channel 5 Mapping
Mycall	"HACSIL		0000: DATAQ Left Channel
	D/M		0001: DATAO Right Channel
23:20			0010: DATA1 Left Channel
23.20	IV, VV		0011: DATA1 Right Channel
			0100: DATA2 Left Channel
			0101: DATA2 Right Channel
			0110: DATA3 Left Channel
			0111: DATA3 Right Channel
			DMIC_CH4_MAP
			DMIC Channel 4 Mapping
			0000: DATA0 Left Channel
			0001: DATA0 Right Channel
19:16 R/W	R/W	0x4×	0010: DATA1 Left Channel
	0x436	0011: DATA1 Right Channel	
			0100: DATA2 Left Channel
			0101: DATA2 Right Channel
			0110: DATA3 Left Channel
			0111: DATA3 Right Channel

MYC

MYCSI

My Car





Offset: 0x0028			Register Name: DMIC_CH_MAP
Bit	Read/Write	Default/Hex	Description & &
My.	ned and	The state of	DMIC_CH3_MAP
			DMIC Channel 3 Mapping
			0000: DATA0 Left Channel
			0001: DATA0 Right Channel
15:12	R/W	0x3	0010: DATA1 Left Channel
13.12	IN/ VV	0.0.5	0011: DATA1 Right Channel
			0100: DATA2 Left Channel
			0101: DATA2 Right Channel
			0110: DATA3 Left Channel
		64	0111: DATA3 Right Channel
			DMIC_CH2_MAP
	- 1	with the last of t	DMIC Channel 2 Mapping
Mycan	all years		0000: DATAQ Left Channel
	D/M		0001: DATA0 Right Channel
11:8			0010: DATA1 Left Channel
11.0	11,7 4		0011: DATA1 Right Channel
			0100: DATA2 Left Channel
			0101: DATA2 Right Channel
		PR0. 1	0110: DATA3 Left Channel
			0111: DATA3 Right Channel
			DMIC_CH1_MAP
			DMIC Channel 1 Mapping
			0000: DATA0 Left Channel
			0001: DATA0 Right Channel
7:4	R/W.	0x1-25	0010: DATA1 Left Channel
New York	R/W	0x13 ^f	0011: DATA1 Right Channel
			0100: DATA2 Left Channel
			0101: DATA2 Right Channel
			0110: DATA3 Left Channel
			0111: DATA3 Right Channel



Offset	Offset: 0x0028		Register Name: DMIC_CH_MAP
Bit	Read/Write	Default/Hex	Description &
My.	rilly.	in this	DMIC_CHO_MAP WE WE WITH THE WAR TO THE WAR THE
			DMIC Channel0 Mapping
			0000: DATA0 Left Channel
			0001: DATAO Right Channel
3:0	R/W	0x0	0010: DATA1 Left Channel
3.0	IX/ VV	UXU	0011: DATA1 Right Channel
			0100: DATA2 Left Channel
			0101: DATA2 Right Channel
			0110: DATA3 Left Channel
			0111: DATA3 Right Channel

8.2.5.11 0x002C DMIC Counter Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x002C		Register Name: DMIC_CNT
Bit	Read/Write	Default/Hex	Description
		4	DMIC_CNT
			RX Sample Counter
			The audio sample number of writing into RXFIFO. When one
			sample is read by Digital Audio Engine, the RX sample counter
31:0	R/W	0x0	register increases by one. The RX sample counter register can be
			set to any initial valve at any time. After being updated by the
			initial value, the counter register should count on the base of this
			initial value.
Cal	, cal	,call	Note: It is used for Audio/Video Synchronization.

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



8.2.5.12 0x0030 DATA0 and DATA1 Volume Control Register (Default Value: 0xA0A0_A0A0)

		-4	
		0	S.
	٠.(1,0	
	1.	_	
X	V 3		
110			

Offset	: 0x0030	all years	Register Name: DATAO_DATA1_VOL_CTR
Bit	Read/Write	Default/Hex	Description
			DATA1L_VOL
			Data1 Left Channel Volume Control
			(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
31:24	R/W	0xA0	
			0x9F: -0.75 dB
		CX	0xA0: 0 dB
			0xA1: 0.75 dB
"ICSIL	1631	, rear	0xFF: 71.25 dB
ne.	1/4,	146,	DATA1R_VOL
			Data1 Right Channel Volume Control
			(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
23:16	R/W	0xA0	
			0x9F: -0.75 dB
			0xA0: 0 dB
			0xA1: 0.75 dB
			<i>F</i>
			0xFF: 71.25 dB
WCSIC .	wear.	whycan	DATAOL_VOL
HC.	Mes	MILLS	Data0 Left Channel Volume Control
			(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
15:8	R/W	0xA0	
			0x9F: -0.75 dB
			0xA0: 0 dB
			0xA1: 0.75 dB
			0xFF: 71.25 dB

MACSU



Offse	t: 0x0030		Register Name: DATA0_DATA1_VOL_CTR
Bit	Read/Write	Default/Hex	Description & &
	Media	MAN "	DATAOR_VÕL ME ME ME
			Data0 Right Channel Volume Control
			(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
7:0	R/W	0xA0	(5)
			0x9F: -0.75 dB
			0xA0: 0 dB
			0xA1: 0.75 dB
		6-4	
			0xFF: 71.25 dB

8.2.5.13 0x0034 DATA2 and DATA3 Volume Control Register (Default Value: 0xA0A0_A0A0)

Offset: 0x0034			Register Name: DATA2_DATA3_VOL_CTR
Bit	Read/Write	Default/Hex	Description
			DATA3L_VOL
			Data3 Light Channel Volume Control
			(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
31:24	R/W	0xA0	_
			0x9F: -0.75 dB
Mest	MCSIT	whycan	0xA0: 0 dB
May .	Mes	Why	0xA1: 0.75 dB 4 th 4 th 4 th
			0xFF: 71.25 dB

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0034		Register Name: DATA2_DATA3_VOL_CTR
Bit	Read/Write	Default/Hex	Description & A
M.	KING	My 1	DATA3R_VOL MY MY MY
			Data3 Right Channel Volume Control
			(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
23:16	R/W	0xA0	
			0x9F: -0.75 dB
			0xA0: 0 dB
			0xA1: 0.75 dB
			0xFF: 71.25 dB
			DATA2L_VOL
Mcau	uhycair	Wykath.	Data2 Light Channel Volume Control
		7,	(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
15:8	R/W	0xA0	- 1 1 N 1 P
			0x9F: -0.75 dB
			0xA0: 0 dB
	- 1		0xA1: 0.75 dB
			— ,
			0xFF: 71.25 dB
			DATA2R_VOL
			Data2 Right Channel Volume Control
West	162.	WHYCOL	(-119.25 dB to 71.25 dB, 0.75 dB/Step)
Ness.	white	i Kilia	(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x01: -119.25 dB
7:0	R/W	0xA0	
			0x9F: -0.75 dB
			0xA0: 0 dB
			0xA1: 0.75 dB
			0xFF: 71.25 dB

My ASI

MACSI



8.2.5.14 0x0038 High Pass Filter Enable Control Register (Default Value: 0x0000_0000)

Offset:	0x0038	"HACOL	Register Name: HPF_EN_CTR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
7	R/W	0x0	HPF_DATA3_CHR_EN High Pass Filter DATA3 Right Channel Enable 0: Disabled 1: Enabled
6	R/W	0x0	HPF_DATA3_CHL_EN High Pass Filter DATA3 Left Channel Enable 0: Disabled 1: Enabled
A SCALL	R/W	0x0	HPF_DATA2_CHR_EN High Pass Filter DATA2 Right Channel Enable 0: Disabled 1: Enabled
4	R/W	0x0	HPF_DATA2_CHL_EN High Pass Filter DATA2 Left Channel Enable 0: Disabled 1: Enabled
3	R/W	0x0	HPF_DATA1_CHR_EN High Pass Filter DATA1 Right Channel Enable 0: Disabled 1: Enabled
. Z. 36°	R/W ^{SS}	0%0°	HPF_DATA1_CHL_EN High Pass Filter DATA1 Left Channel Enable 0: Disabled 1: Enabled
1	R/W	0x0	HPF_DATAO_CHR_EN High Pass Filter DATAO Right Channel Enable 0: Disabled 1: Enabled
0	R/W	0x0	HPF_DATAO_CHL_EN High Pass Filter DATAO Left Channel Enable 0: Disabled 1: Enabled

MYCE

MACS!



8.2.5.15 0x003C High Pass Filter Coefficient Register (Default Value: 0x00FF_AA45)

MACSI.

Offset:	0x003C	why care	Register Name: HPF_COEF_REG	Mycan	"MACSIL	My Year.
Bit	Read/Write	Default/Hex	Description			
31:0	R/W	0x00FFAA45	HPF_COE			
31.0	n/ vv	UXUUFFAA45	High Pass Filter Coefficient			

8.2.5.16 0x0040 High Pass Filter Gain Register (Default Value: 0x00FF_D522)

Offset: 0x0040			Register Name: HPF_GAIN_REG	
Bit	Read/Write	Default/Hex	Description	
21.0	R/W	0,0000000000000000000000000000000000000	HPF_GAIN	
31:0	R/W	0x00FFD522	High Pass Filter Gain	

MYCST

Here which which which which which which which which which

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



OWA 8.3

8.3.1 Overview

The One Wire Audio (OWA) provides a serial bus interface for audio data. This interface is widely used for consumer audio.

The OWA includes the following features:

- Compliance with S/PDIF Interface
- Compatible with standard IEC-60958 and IEC-61937
 - IEC-60958 supports 16-bit, 20-bit and 24-bit data formats
 - IEC-61937 uses the IEC-60958 series for the conveying of non-linear PCM bit streams, each subframe transmits 16-bit
- TXFIFO and RXFIFO
 - One 128×24bits TXFIFO and one 64×24bits RXFIFO for audio data transfer
 - Programmable FIFO thresholds
- Supports TX/RX DMA slave interface
- Supports multiple function clock
 - Separate clock for OWA TX and OWA RX
 - The clock of TX function includes a series of 24.576 MHz and 22.579 MHz frequency

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

- The clock of RX function includes a series of 24.576*8 MHz frequency (RX function clock 24.576*8 MHz supports CDR of sample rate from 8 kHz to 192 kHz)
- Supports hardware parity on TX/RX
 - Hardware parity generation on the transmitter
 - Hardware parity checking on the receiver
- Supports channel status capture for the receiver
- Supports channel sample rate capture on the receiver
- Supports insertion detection for the receiver
- Supports channel status insertion for the transmitter
- Supports interrupts and DMA








8.3.2 Block Diagram

The following figure shows the OWA block diagram.

Figure 8-14 OWA Block Diagram



OWA contains the following sub-blocks:

Table 8-7 OWA Sub-blocks

Sub-block	Description					
Registers	Analyze the configuration parameter, DMA requests, and IRQ feedbacks.					
Receiver 6	Parses the frame header and receives the data.					
Transmitter	Sends the data					
FSM	Finite state machine					
Clock Divider	Clock divider circuit					

mycar



8.3.3 Functional Description

8.3.3.1 External Signals

The OWA is a Biphase-Mark Encoding Digital Audio Transfer protocol. In this protocol, the CLK signal and data signal are transferred in the same line. The following figure describes the external signals of OWA. OWA-OUT is the output pin for the output CLK and DATA, and OWA-IN is the input pin for the input CLK and DATA.

Table 8-8 OWA External Signals

Signal Name	Description	Туре
OWA-OUT	OWA output	0
OWA-IN	OWA input	I

8.3.3.2 Clock Sources

The OWA has separate clock for OWA_TX and OWA_RX. The following tables describe the clock sources for OWA_TX and OWA_RX. For clock setting, configurations and gating information, refer to section 3.2 "CCU".

Table 8-9 OWA_TX Clock Sources

Clock Name	Description
PLL_AUDIO0(1X)	By default, PLL_AUDIO0(1X) is 24.5714 MHz, and PLL_AUDIO0(4X) is 98.2856
PLL_AUDIO0(4X)	MHz.
PLL_AUDIO1(DIV2)	By default, PLL_AUDIO1 is 3072 MHz, PLL_AUDIO1(DIV2) is 1536 MHz, and
PLL_AUDIO1(DIV5)	PLL_AUDIO1(DIV5) is 614.4 MHz (24.576 MHz*25).

Table 8-10 OWA_RX Clock Sources

Clock Name	Description
PLL_PERI(1X)	The default frequency of PLL_PERI(1X) is 600 MHz.
PLL_AUDIO1(DIV2)	By default, PLL_AUDIO1 is 3072 MHz, PLL_AUDIO1(DIV2) is 1536 MHz, and
PLL_AUDIO1(DIV5)	PLL_AUDIO1(DIV5) is 614.4 MHz (24.576 MHz*25).



8.3.3.3 Biphase-Mark Code (BMC)

MACSIL

In the OWA format, the digital signal is coded using the biphase-mark code (BMC). The clock, frame, and data are embedded in only one signal—the data pin. In the BMC system, each data bit is encoded into two logical states (00, 01, 10, or 11) at the pin. The following figure and table show how data is encoded to the BMC format.

The frequency of the clock is twice the data bit rate, as shown in the following figure. Also, the clock is always programmed to 128 x fs, where fs is the sample rate. The device receiving in the OWA format can recover the clock and frame information from the BMC signal.

Figure 8-15 OWA Biphase-Mark Code




Table 8-11 Biphase-Mark Encoder

Dat	ta	Previous State			ВМС		
0	2 2	0	.0	5	11	.0	5
100 ON	Milyco, Milyco,	1 whyco.	My Co.	Mry Co.	00 _{1/202}	MYCO	MyCo
1		0			10		
1		1			01		

8.3.3.4 IEC60958 Transmit Format

The OWA supports digital audio data transfer and receive. It also supports full-duplex synchronous work mode. The software can set the work mode by the OWA Control Register.

Every audio sample transmitted in a sub-frame consists of 32-bit, numbered from 0 to 31. The following figure shows a sub-frame.


M.

, year

્ર



Figure 8-16 OWA Sub-Frame Format



Bits 0-3 carry one of the four permitted preambles to signify the type of audio sample in the current sub-frame. The preamble is not encoded in BMC format, and therefore the preamble code can contain more than two consecutive 0 or 1 logical states in a row.

Bits 4-27 carry the audio sample word in linear 2s-complement representation. The most-significant bit (MSB) is carried by bit 27. When a 24-bit coding range is used, the least-significant bit (LSB) is in bit 4. When a 20-bit coding range is used, bit [8:27] carry the audio sample word with the LSB in bit 8. Bit [4:7] may be used for other applications and are designated auxiliary sample bits.

If the source provides fewer bits than the interface allows (either 20 or 24), the unused LSBs are set to logical 0. For a nonlinear PCM audio application or a data application, the main data field may carry any other information.

Bit 28 carries the validity bit (V) associated with the main data field in the sub-frame.

Bit 29 carries the user data channel (U) associated with the main data field in the sub-frame.

Bit 30 carries the channel status information (C) associated with the main data field in the sub-frame. The channel status indicates if the data in the sub-frame is a digital audio or some other type of data.

Bit 31 carries a parity bit (P) such that bit 4-31 carry an even number of 1s and an even number of 0s (even parity). As shown in the following table, the preambles (bit 0-3) are also defined with even parity.

Table 8-12 Preamble Codes

Preamble Code Previous Logical State		Logical State	Description	
B (or Z)	0	1110 1000	Start of a block and sub-frame 1	
M (or X)	0	1110 0010	Sub-frame 1	
W (or Y)	0	1110 0100	Sub-frame 2	


1831

<u>9</u>



Figure 8-17 OWA Frame/Block Format





8.3.3.5 IEC61937 Transmit Format

IEC 61937 applies to the digital audio interface by using the IEC 60958 series for the conveying of non-linear PCM encoded audio bitstreams. The non-linear PCM encoded audio bitstream is transferred by using the basic 16-bit data area of the IEC 60958 subframes, i.e. in time-slots 12 to 27. Because the non-linear PCM encoded audio bitstream to be transported is at a lower data rate than that supported by the IEC 60958 interface, the audio bitstream is broken into a sequence of discrete data-bursts, and stuffing between the data-bursts is necessary.

IEC 60958 Data Burst

The method of placing the data into the IEC 60958 bitstream is to format the data to be transmitted into databursts and to send each data-burst in a continuous sequence of IEC 60958 frames.

Table 8-13 Bit Allocation of Data-Burst in IEC 60958 Subframes

		Bit of subframes				
Subframe	MSB				LSB	
	b27	b26	b25 b14	b13	b12	
Frame 0; subframe B or M	0	_1	0 0	14	15	
Frame 0; subtrame W	16 (S)	,,, ^{CS} 17	"HC9" "HC9"	30 %	§ 31	
Frame 1; subframe B or M	32	33	10, 19,	46	47	
Frame 1; subframe W	48	49		62	63	
Frame 2; subframe B or M	64	65		78	79	
Last subframe B or M of data-burst	n-32	n-31		n-18	n-17	
Last subframe W of data-burst	n-16	n-15		n-2	n-1	

Data Burst Format


Each data-burst contains a burst-preamble consisting of four 16-bit words (Pa, Pb, Pc and Pd) followed by the burst-payload which contains data of an encoded audio frame.

1081

0 MHC




Figure 8-18 Data-Burst Format



(1) Burst-preamble

The burst-preamble consists of four mandatory fields. Pa and Pb represent a synchronization word. Pc gives information about the type of data, and some information/control for the receiver. Pd gives the length of the burst-payload, and is limited to 65535 bits in the case of Pd represent bits length, or is limited to 65535 bytes in the case of Pd represent bytes length.

Figure 8-19 Data-burst Preamble



The four preamble words are contained in two sequential IEC 60958 frames. The frame beginning the databurst contains preamble word Pa in subframe 1, and Pb in subframe 2. The next frame contains Pc in subframe 1 and Pd in subframe 2. When placed into an IEC 60958 subframe, the MSB of a 16-bit burst-preamble word is placed into time-slot 27 and the LSB is placed into time-slot 12.

Figure 8-20 Data-burst Preamble words

Preamble word	Length of field	Contents	Value
			MSBLSB
Pa	16-bit	Sync word 1	F872h
Pb	16-bit	bit Sync word 2 4E1Fh	
Pc	16-bit	Burst-info	Table 5
Pd	16-bit	Length-code	Number of bits or number of bytes according to data-type

(2) Burst-information

The 16-bit burst-information contains information about the data which will be found in the data-burst.



Figure 8-21 Fields of Burst-information

convey encoded audio bitstreams.

Bits of Pc	Walue	Contents	Remark John John
0-6	11.	Data-type M	See IEC 61937-2
7	0	Error-flag indicating a valid burst-payload	
	1	Error-flag indicating that the burst-payload may contain errors	
8 – 12		Data-type-dependent info	•
13 – 15	0	Bitstream-number	
NOTE The	repetition p	eriod of pause data-bursts depends on the app	lication in which IEC 60958 is used to

The 7-bit data-type is defined in bits 0-6 of the burst-preamble Pc, the bit 6 is the MSB. This data-type field indicates the format of the burst-payload, which will be conveyed in the data-burst. Typical properties of a data-type are the reference point and repetition period of the burst, which is the number of sampling periods of the audio between the reference point of the current data-burst and the reference point of the next data-burst. The reference point is inherently defined for each data-type.

The error-flag bit is available to indicate if the contents of the data-burst contain data errors. If a data-burst is thought to be error-free, or if the data source does not know if the data contains errors, then the value of this bit is set to a '0'. If the data source does know that a particular data-burst contains some errors this bit may be set to a '1'. The usage of this bit by receiver is optional.


The meaning of the 5-bit data-type-dependent info depends on the value of the data-type.

The 3-bit bitstream-number indicates to which bitstream the data-burst belongs. Eight codes (0-7) are available so that up to eight independent bitstreams may be multiplexed in one bitstream in a time multiplex. Each independent bitstream shall use a unique bit-streamnumber.

(3) Length-code

The length-code indicates the number of bits or bytes according to data-type within the databurst, from 0 to 65535. The size of the Pa, Pb, Pc and Pd is not counted in the value of the length-code. In other words, the length-code indicates the number of bits of the burst-payload in bits, plus the conditional length of Pe and Pf, or the number of bytes of the burst-payload in bytes, plus the conditional length of Pe and Pf if exists.

Figure 8-22 Length of the Burst-Payload Specified by Pd



WACSE

Mycs

MYC31

.



8.3.3.6 Audio Sample Ratio Detection

WACSU

The sampling rate is calculated according to the data pulse back-stepping method. In the first phase lock of the CDR, find 1 Frame period, count by using the high-speed sampling clock, and read the counting value of the pulse, then the sampling rate can be calculated.


Table 8-14 The Corresponding Relation between Different System Clock and Sample Ratio

	Sample Clock Cycles				
TX Sample Rate (kHz)	196.608 MHz-SysClk	200 MHz-SysClk			
22.05	8916(±5)	9070(±5)			
24	8192(±5)	8333(±5)			
32	6144(±5)	6250(±5)			
44.1	4458(±5)	4535(±5)			
48	4096(±5)	4166(±5)			
96 Hear Hear	2048(±5)	2083(±5)			
176.4	1114(±5)	1133(±5)			
192	1024(±5)	1041(±5)			

8.3.3.7 Operation Modes

The software operation of the OWA is divided into five steps: system setup, OWA initialization, channel setup, DMA setup and enable/disable module. The following sections describe these five steps.

Figure 8-23 OWA Operation Flow



1. System Setup and OWA Initialization

The first step in the OWA initialization is properly programming the GPIO because the OWA port is a multiplex pin. You can find the function in section 9.7 "GPIO".



The clock source for the OWA should be followed. Firstly, reset the audio PLL in <u>PLL_AUDIOx Control Register</u>. Secondly, set up the frequency of the Audio PLL in the <u>PLL_AUDIOx Control Register</u>. After that, enable the OWA gating that the OWA bus gating.

After the system setup, the register of OWA can be set up. Firstly, reset the OWA by writing 1 to OWA_CTL[0] and clear the TX/RX FIFO by writing 1 to OWA_FCTL[17:16]. After that, enable the globe enable bit by writing 1 to OWA_CTL[1] and clear the interrupt and TX/RX counter by setting OWA_ISTA and OWA_RX_CNT.C

2. Channel Setup and DMA Setup

You can set up the audio type, clock divider ratio, the sample format, and the trigger level, and so on. The setup of the register can be found in the specification.

The OWA supports two methods to transfer the data. The most common way is DMA, the configuration of DMA can be found in section 3.9 "DMAC". In this module, you just enable the DRQ in OWA INT[7].

3. Enable and Disable OWA

To enable the function, you can enable TX/RX by writing OWA TX CFIG[31]/OWA RX CFIG[0]. After that, enable OWA by writing 1 to OWA CTL[1]. Writing 0 to OWA CTL[1] to disable process.

8.3.4 Register List

Module Name	Base Address		
OWA	0x02036000		

Register Name	Offset	Description
OWA_GEN_CTL	0x0000	OWA General Control Register
OWA_TX_CFIG MY	0x0004	OWA TX Configuration Register
OWA_RX_CFIG	0x0008	OWA RX Configuration Register
OWA_ISTA	0x000C	OWA Interrupt Status Register
OWA_RXFIFO	0x0010	OWA RXFIFO Register
OWA_FCTL	0x0014	OWA FIFO Control Register
OWA_FSTA	0x0018	OWA FIFO Status Register
OWA_INT	0x001C	OWA Interrupt Control Register
OWA_TX_FIFO	0x0020	OWA TX FIFO Register
OWA_TX_CNT	0x0024	OWA TX Counter Register
OWA_RX_CNT	0x0028	OWA RX Counter Register
OWA_TX_CHSTA0	0x002C	OWA TX Channel Status Register0



Register Name	Offset	Description
OWA_TX_CHSTA1	0x0030	OWA TX Channel Status Register1
OWA_RXCHSTA0	0x0034	OWA RX Channel Status Register0
OWA_RXCHSTA1	0x0038	OWA RX Channel Status Register1
OWA_EXP_CTL	0x0040	OWA Expand Control Register
OWA_EXP_ISTA	0x0044	OWA Expand Interrupt Status Register
OWA_EXP_INFO_0	0x0048	OWA Expand Infomation Register0
OWA_EXP_INFO_1	0x004C	OWA Expand Infomation Register1
OWA_EXP_DBG_0	0x0050	OWA Expand Debug Register0
OWA_EXP_DBG_1	0x0054	OWA Expand Debug Register1

8.3.5 Register Description

8.3.5.1 0x0000 OWA General Control Register (Default Value: 0x0000_0080)

Offset: 0x0000			Register Name: OWA_CTL			
Bit	Read/Write	Default/Hex	Description			
31:13	/	1	/			
			RST_RX			
			Reset RX			
12	R/WAC	0x0	0: Normal			
			1: Reset			
			Self clear to '0'.			
11:8	/	1	/			
Zal	R	0x1	Reserved of the second			
6:3	This is	n'i				
			LOOP			
			Loopback Test			
2	R/W	0x0	0: Normal Mode			
			1: Loopback Test			
			When the bit is set to '1', the DOUT and DIN need be connected.			

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	: 0x0000		Register Name: OWA_CTL			
Bit	Read/Write	Default/Hex	Description S			
Med and	New York	My M	GEN ME ME ME ME			
			Global Enable			
1	R/W	0x0	Disabling this bit overrides the operations of enabling and			
1	N/ VV		flushing all FIFOs by any other blocks or channels.			
			0: Disabled			
			1: Enabled			
			RST_TX			
		0x0	Reset TX			
0	R/W		0: Normal			
			1: Reset			
		1/	Self clear to 0.			

8.3.5.2 0x0004 OWA TX Configure Register (Default Value: 0x0000_00F0)

Offset: 0x0004			Register Name: OWA_TX_CFIG
Bit	Read/Write	Default/Hex	Description
			TX_SINGLE_MODE
21	D /\A/	0.40	Tx Single Channel Mode
31	R/W	0x0	0: Disabled
			1: Enabled
30:18	/	1	//
			ASS
			Audio Sample Select when TX FIFO Underrun
17	R/W	0x0	Q: Sending O
W. Steller	MACO	MyCo Mry	1: Sending the last audio with with with
			Note: This bit is only valid in PCM mode.
	R/W	0x0	TX_AUDIO
16			TX Data Type
10			0: Linear PCM (Valid bit of both sub-frame set to 0)
			1: Non-audio (Valid bit of both sub-frame set to 1)
15:9	/	1	/
			TX_RATIO
8:4	R/W	Ove	TX Clock Divide Ratio
0.4		0xF	Clock divide ratio = TX_TATIO + 1
			$Fs = PLL_AUDIO/[(TX_TATIO + 1)*64*2]$



Offset: 0x0004			Register Name: OWA_TX_CFIG
Bit	Read/Write	Default/Hex	Description
My Call	MACSI	Mycol. My	TX_SF NORTH MORE MORE MORE
			TX Sample Format
3:2	R/W	0x0	00: 16 bits
3.2	IN VV	UXU	01: 20 bits
			10: 24 bits
			11: Reserved
			TX_CHM
1	D (M)	0x0	CHSTMODE
1	R/W		0: Channel status A and B set to 0
			1: Channel status A and B generated from TX_CHSTA
		71	TXEN
	D /hu	0x0	TX Enable
0 Wear	R/W		ு0: Disabled ல
My.	rich .	Me, Me,	1: Enabled with with with

8.3.5.3 0x0008 OWA RX Configure Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: OWA_RX_CFIG		
Bit	Read/Write	Default/Hex	Description		
31:5	1	1	1		
			RX_LOCK_FLAG		
4	R	0x0	RX Lock Flag		
4	K	OXO	0: Unlocked		
	<		1: Locked		
MUNCOL	Myssi	Thics, Mycs	RX_CHST_SRC IN		
3	R/W	0x0	RX Channel State Source Select		
3	Tty VV	UXU	0: RX_CH_STA register holds status from Channel A		
			1: RX_CH_STA register holds status from Channel B		
2	/	/	/		
			CHST_CP		
			Channel Status Capture		
			0: Idle or Capture End		
1	R/W	0x0	1: Capture Channel Status Start		
			The field must be set to 1 at each operation (such as recording).		
			When set to '1', the system starts to capture the channel		
			tatus. When finished, the bit will automatically turn to '0'.		



C	Offset: 0x0008			Register Name	: OWA_RX_CI	FIG		
В	it	Read/Write	Default/Hex	Description			_	>
Y THE	301	My Koli	Mycan whyca	RXEN MINGE	MyCall	WHYCOL	wh Xeel	MYCST
0		R/W	0x0	0: Disabled				
				1: Enabled				

8.3.5.4 0x000C OWA Interrupt Status Register (Default Value: 0x0000_0010)

	Offset: 0x000C			Register Name: OWA_ISTA
	Bit	Read/Write	Default/Hex	Description
	31:19	/	1	1
			1	RX_LOCK_INT
				RX Lock Interrupt
	18	R/W1C	0x0	0: No Pending IRQ
M	30	Will 20	Me Me	1: RX Lock Pending Interrupt (RX_LOCK_FLAG turns from 0 to
				1)
				Write '1' to clear this interrupt.
				RX_UNLOCK_INT
				RX Unlock Pending Interrupt
	17	R/W1C	0x0	0: No Pending IRQ
	1/	N/ VV IC	OXO	1: RX Unlock Pending Interrupt (RX_LOCK_FLAG turns from 0
				to 1)
				Write 1 to clear this interrupt.
				RX_PARERRI_INT
١		R/W1C	0x0	RX Parity Error Pending Interrupt
	16			0: No Pending IRQ
5	MCSIL.			1: RX Parity Error Pending Interrupt
4/				Write "1" to clear this interrupt.
	15:7	/	/	/
			0x0	TXU_INT
	6	R/W1C		TX FIFO Underrun Pending Interrupt
				0: No Pending IRQ
				1: FIFO Underrun Pending Interrupt
				Writing "1" to clear this interrupt.



Offset: 0x000C			Register Name: OWA_ISTA
Bit	Read/Write	Default/Hex	Description
WACSI.	Mr Veel.	in legi. "in leg	TXO_INTO NATURE NATURE NATURAL NATURA
			TX FIFO Overrun Pending Interrupt
5	R/W1C	0x0	0: No Pending IRQ
			1: FIFO Overrun Pending Interrupt
			Writing "1" to clear this interrupt.
			TXE_INT
			TX FIFO Empty Pending Interrupt
4	R/W1C	0x1	0: No Pending IRQ
7	IV WIC	OXI	1: FIFO Empty Pending Interrupt
			Writing "1" to clear this interrupt or automatically clear if the
			interrupt condition fails.
3:2	1	1	/
Mcgn	R/W1C	0x0	RXO_INT_S
1			RXFIFO Overrun Pending Interrupt
1			0: RXFIFO Overrun Pending
			Write '1' to clear this interrupt.
		0x0	RXA_INT
			RXFIFO Available Pending Interrupt
0	R/W1C		0: No Pending IRQ
	IV VVIC		1: Data Available Pending IRQ
			Write '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.

8.3.5.5 0x0010 OWA RXFIFO Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: OWA_RXFIFO
Bit	Read/Write	Default/Hex	Description
			RX_DATA
31:0	R	0x0	The host can get one sample by reading this register, A channel
			data is first, and then the B channel data.



8.3.5.6 0x0014 OWA FIFO Control Register (Default Value: 0x0004_0200)

Offset: 0x0014			Register Name: OWA_FCTL
Bit	Read/Write	Default/Hex	Description
			HUB_EN
			Audio Hub Enable
24	D //A/	00	The bit takes effect only when the TXEN is set to 1.
31	R/W	0x0	Audio codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub Enable.
			0: Disabled
			1: Enabled
	5 / 1 / 1 6		FTX
30	R/W1C	0x0	Write '1' to flush TXFIFO, self clear to '0'.
		27	FRX
29	R/W1C	0x0	Write '1' to flush RXFIFO, self clear to '0'.
28:22	7 00		
11/100	11/1/200	11/200 11/1/20	RX_SYNC_EN_START
			The bit takes effect only when the RX_SYNC_EN is set to 1.
			Audio Codec/I2S0/I2S1/I2S2/DMIC/OWA RX Synchronize
21	R/W	0x0	Enable Start.
			0: Disabled
		1	1: Enabled
			RX_SYNC_EN
			OWA RX Synchronize Enable
20	R/W	0x0	0: Disabled
		/	1: Enabled
			TXTL
			TX FIFO Empty Trigger Level
19:12	R/W	0x40	Interrupt and DMA request trigger level for TX FIFO normal
	M.	ile,	condition.
			Trigger Level = TXTL
11	/	/	/
			RXTL
	R/W	0x20	RX FIFO Trigger Level
10:4			Interrupt and DMA request trigger level for RX FIFO normal
			condition.
			Trigger Level = RXTL + 1
3	/	/	/

NY YEAR

MACSI,



Off	set: 0x0014		Register Name: OWA_FCTL
Bit	Read/Write	Default/Hex	Description
Mycal	MyCol	Mycon, Myco	TXIM Med Med Med Med Med Med Med Med Med Me
			TXFIFO Input Mode (Mode0, 1)
			0: Valid data at the MSB of TXFIFO Register
2	R/W	0x0	1: Valid data at the LSB of TXFIFO Register
			Example for 20-bit transmitted audio sample:
			Mode 0: TXFIFO[23:0] = {APB_WDATA[31:12], 4'h0}
			Mode 1: TXFIFO[23:0] = {APB_WDATA[19:0], 4'h0}
			RXOM
			RXFIFO Output Mode(Mode 0,1,2,3)
		(.)	00: Expanding '0' at LSB of RXFIFO Register
			01: Expanding received sample sign bit at MSB of RXFIFO
		0x0	Register
(31)	car		10: Truncating received samples at high half-word of RXFIFO
1:0	R/W		Register and low half-word of RXFIFO Register is filled by 'Q'
1.0	1,7,17		11: Truncating received samples at low half-word of RXFIFO
			Register and high half-word of RXFIFO Register is expanded by
			its sigh bit
			Mode 0: APB_RDATA[31:0] = {RXFIFO[23:0], 8'h0}
			Mode 1: APB_RDATA[31:0] = {8'RXFIFO[23], RXFIFO[23:0]}
			Mode 2: APB_RDATA[31:0] = {RXFIFO[23:8], 16'h0}
			Mode 3: APB_RDATA[31:0] = {16'RXFIFO[23], RXFIFO[23:8]}

8.3.5.7 0x0018 OWA FIFO Status Register (Default Value: 0x8080_0000)

Offset: 0	x0018	aC 6	Register Name: OWA_FSTA
Bit	Read/Write	Default/Hex	Description who who who
			TXE
31	R	0.4	TXFIFO Empty (indicate the TXFIFO is not full)
31	K	0x1	0: No room for new sample in TXFIFO
			1: More than one room for new sample in TXFIFO (>= 1 Word)
30:24	/	1	/
22.16	D	0x80	TXE_CNT
23:16	R		TXFIFO Empty Space Word Counter
		0x0	RXA
15	R		RXFIFO Available
12	N		0: No available data in RXFIFO
			1: More than one sample in RXFIFO (>= 1 Word)



Offset:	0x0018		Register Name: OWA_FSTA
Bit	Read/Write	Default/Hex	Description
14:7	In Colt	Marin Myss	I which which which which which
6:0	D	0x0	RXA_CNT
0.0	R	UXU	RXFIFO Available Sample Word Counter

8.3.5.8 0x001C OWA Interrupt Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x001C		Register Name: OWA_INT
Bit	Read/Write	Default/Hex	Description
31:19	/	1	/
18	R/W	0x0	RX_LOCKI_EN RX LOCK Interrupt Enable
Whitell	whitest	Who which	1: Enabled where where the second sec
			RX_UNLOCKI_EN
17	R/W	0x0	RX UNLOCK Interrupt Enable
17	19 10	UXU	0: Disabled
			1: Enabled
			RX_PARERRI_EN
16	R/W	0x0	RX PARITY ERORR Interrupt Enable
10	R/VV		0: Disabled
			1: Enabled
15:8	1	1	/
	R/W	¹⁰ 0×0 ¹¹⁰ 1¢i	TX_DRQ
Zar			TXFIFO Empty DRQ Enable
ALLS.			0: Disabled with with with
			1: Enabled
		0x0	TXUI_EN
6	R/W		TXFIFO Underrun Interrupt Enable
	K/ VV		0: Disabled
			1: Enabled
	R/W	0x0	TXOI_EN
5			TXFIFO Overrun Interrupt Enable
			0: Disabled
			1: Enabled



Offset:	0x001C		Register Name: OWA_INT
Bit	Read/Write	Default/Hex	Description
My Cal.	nitycal.	Mysol. Mysol	TXEI_ENNS® WHITE WHITE WHITE
4	R/W	0x0	TXFIFO Empty Interrupt Enable
4	N/ VV	UXU	0: Disabled
			1: Enabled
3	/	/	1
			RX_DRQ
			RXFIFO Data Available DRQ Enable
1	D /\A/	0x0	When set to '1', RXFIFO DMA Request is asserted if data is
2	R/W		available in RXFIFO.
			0: Disabled
			1: Enabled
		MOXO MHC	RXOI_EN
w Teal	D (MESIL)		RXFIFO Overrun Interrupt Enable
ACT.	R/W		0: Disabled
			1: Enabled
			RXAI_EN
	D/M	0x0	RXFIFO Data Available Interrupt Enable
0	R/W		0: Disabled
			1: Enabled

8.3.5.9 0x0020 OWA TX FIFO Register (Default Value: 0x0000_0000)

(Offset: 0x0020			Register Name: OWA_TXFIFO
E	Bit	Read/Write	Default/Hex	Description
W.	Car	nity Call	llycoll whyco	TX_DATA COLUMNICOL MINICOL MIN
3	31:0	W	0x0	Transmitting A, B channel data should be written this register
				one by one. A channel data is first, and then the B channel data.

Mes

WACSU

WCS.



8.3.5.10 0x0024 OWA TX Counter Register (Default Value: 0x0000_0000)

Offset: 0x0024		"Acol "Aco	Register Name: OWA_TX_CNT
Bit	Read/Write	Default/Hex	Description
		0x0	TX_CNT
			TX Sample Counter
			The audio sample number of sending into TXFIFO.
31:0	R/W		When one sample is put into TXFIFO by DMA or by host IO, the
02.0			TX sample counter register increases by one. The TX sample
			counter register can be set to any initial value at any time. After
			updated by the initial value, the counter register should count
			on the base of this initial value.

8.3.5.11 0x0028 OWA RX Counter Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: OWA_RX_CNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RX_CNT RX Sample Counter The audio sample number of writing into RXFIFO. When one sample is written by Codec, the RX sample counter register increases by one. The RX counter register can be set to any initial value at any time. After being updated by the initial value, the counter register should count on the base of this value.

8.3.5.12 0x002C OWA TX Channel Status Register (Default Value: 0x0000 0000)

Offset:	0x002C		Register Name: OWA_TX_CHSTA0
Bit	Read/Write	Default/Hex	Description
31: 30	/	/	/
	R/W	0x0	CA
			Clock Accuracy
29:28			00: Level 2
29.20			01: Level 1
			10: Level 3
			11: Not matched



Offset:	0x002C		Register Name: OWA_TX_CHSTA0
Bit	Read/Write	Default/Hex	Description
My Col.	Myse.	My Coli	FREQ MHOTE M
			0000: 44.1 kHz
			0001: Not indicated
			0010: 48 kHz
			0011: 32 kHz
			0100: 22.05 kHz
			0101: Reserved
	,		0110: 24 kHz
27:24	R/W	0x0	0111: Reserved
		*1	1000: Reserved
		3/'	1001: 768 kHz
20	, in the care	inger in	1010: 96 kHz
Mycan			1011: Reserved Myco
			1100: 176.4 kHz
			1101: Reserved
			1110: 192 kHz
			1111: Reserved
		1	CN
23:20	R/W	0x0	Channel Number
			SN
19:16	R/W	0x0	Source Number
			СС
			Category Code
15:8	R/W	0x0	Indicates the kind of equipment that generates the digital audio
west.	wear.	nycan n	interface signal.
1600	1/1,3	11.11	MODE NO
			Mode
7:6	R/W	0x0	00: Default Mode
1			SOLD STABLE MICHE

1C31

Mes

01 to 11: Reserved



Offset	t: 0x002C		Register Name: OWA_TX_CHSTA0		
Bit	Read/Write	Default/Hex	Description		
Milest	MASSI	My Coli	EMP MY		
			Additional format information For bit 1 = "0", Linear PCM audio mode:		
			000: 2 audio channels without pre-emphasis		
5:3	R/W	0x0	001: 2 audio channels with 50 μs/15 μs pre-emphasis		
5.3	K/W	UXU	010: Reserved (for 2 audio channels with pre-emphasis)		
			011: Reserved (for 2 audio channels with pre-emphasis)		
			100 to 111: Reserved		
		C.30	For bit 1 = "1", other than Linear PCM applications:		
		- 41	000: Default state		
			001 to 111: Reserved		
nycar 2	R/W	OxO	CP Copyright is asserted		
			1: No copyright is asserted		
			ТҮРЕ		
	D 044	0.0	Audio Data Type		
1	R/W	0x0	0: Linear PCM samples		
			1: Non-linear PCM audio		
			PRO		
			Application Type		
0	R/W	0x0	0: Consumer application		
			1: Professional application		
		. /	This bit must be fixed to "0".		

8.3.5.13 0x0030 OWA TX Channel Status Register1 (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: OWA_TX_CHSTA1	
Bit	Read/Write	Default/Hex	Description	
31:10	/	/	/	
			CGMS_A	
			00: Copying is permitted without restriction	
9:8	R/W	0x0	01: One generation of copies may be made	
			10: Condition not be used	
			11: No copying is permitted	



Offset:	0x0030		Register Name: OWA_TX_CHSTA1
Bit	Read/Write	Default/Hex	Description
MyColl.	MyColi	Mest. M	ORIG_FREQ [®] IN [®] IN [®]
			Original Sampling Frequency
			0000: Not indicated
			0001: 192 kHz
			0010: 12 kHz
			0011: 176.4 kHz
			0100: Reserved
			0101: 96 kHz
7:4	R/W	0x0	0110: 8 kHz
7.4	IN VV	OXO .	0111: 88.2 kHz
		- 4 \	1000: 16 kHz
		\mathcal{I}	1001: 24 kHz
Mycan	-21	Can	1010: 11.025 kHz
ALIAN .	WHAL	ning with	1011: 22,05 kHz in in in in
			1100: 32 kHz
			1101: 48 kHz
			1110: Reserved
		4	1111: 44.1 kHz
		1	WL
			Sample Word Length
			For bit 0 = "0":
			000: Not indicated
			001: 16 bits
			010: 18 bits
			100: 19 bits
Mycan	Megi	why can	101: 20 bits of 110: 17 bits 1140 1140 1140 1140
3:1	R/W	0x0	110: 17 bits
3.1	1,7 **	ONO	111: Reserved
			For bit 0 = "1":
			000: Not indicated
			001: 20 bits
			010: 22 bits
			100: 23 bits
			101: 24 bits
			110: 21 bits
			111: Reserved



Offset: 0x0030			Register Name: OWA_TX_CHSTA1					
Bit	Read/Write	Default/Hex	Description					
MIN COL	Mycati	My My	MWL When white history white					
	R/W	0.40	Max Word Length					
0	I N/ VV	0x0	0: Maximum audio sample word length is 20 bits					
			1: Maximum audio sample word length is 24 bits					

8.3.5.14 0x0034 OWA RX Channel Status Register0 (Default Value: 0x0000_0000)

Offset: 0x0034			Register Name: OWA_RX_CHSTA0
Bit	Read/Write	Default/Hex	Description
31:30	/	1	/
29:28	R/W	0x0	CA Clock Accuracy 00: Level 2 11: Not Matched
27:24	R/W	OXO WY	Sampling Frequency 0000: 44.1 kHz 0001: Not Indicated 0010: 48 kHz 0011: 32 kHz 0100: 22.05 kHz 0101: Reserved 0110: 24 kHz 0111: Reserved 1000: Reserved 1000: Reserved 1001: 768 kHz 1011: Reserved 1110: 176.4 kHz 1111: Reserved
23:20	R/W	0x0	CN Channel Number

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



				_	<	\
			c	7	Σ.	•
		4	1	,		
- 2	ſ.	`)			

Offset:	0x0034		Register Name: OWA_RX_CHSTA0					
Bit	Read/Write	Default/Hex	Description					
19:16	R/W	000 46	SN MAGE MAGE MAGE MAGE MAGE MAGE MAGE MAGE					
15:8	R/W	0x0	CC Category Code Indicates the Kind of Equipment that Generates the digital audio interface Signal.					
7:6	R/W	0x0	MODE Mode 00: Default mode 01 to 11: Reserved					
5:3	R/W	OxO	EMP Emphasis Additional Format Information For bit 1 = '0', Linear PCM Audio mode: 000: 2 Audio channels without pre-emphasis 001: 2 Audio channels with 50 μs/15 μs pre-emphasis 010: Reserved (For 2 Audio channels with pre-emphasis) 011: Reserved (For 2 Audio channels with pre-emphasis) 100 to 111: Reserved For bit 1 = '1', Other than Linear PCM applications: 000: Default state 001 to 111: Reserved					
2	R/W	0x0	CP Copyright 0: Copyright is asserted 1: No Copyright is asserted					
1	R/W	0x0	TYPE Audio Data Type 0: Linear PCM samples 1: Non-linear PCM audio					
0	R/W	0x0	PRO Application Type 0: Consumer application 1: Professional application					

Mean

MES



8.3.5.15 0x0038 OWA RX Channel Status Register1 (Default Value: 0x0000_0000)

			5	\
		(ン	٠.
		C.	Ψ	
	N	7		
K	\)		
M.				

Offset:	0x0038	Mycor. My	Register Name: OWA_RX_CHSTA1_
Bit	Read/Write	Default/Hex	Description
31:10	/	/	/
			CGMS_A
			00: Copying is permitted without restriction
9:8	R/W	0x0	01: One generation of copies may be made
			10: Condition is not be used
			11: No copying is permitted
			ORIG_FREQ
			Original Sampling Frequency
		with the state of	0000: Not indicated
			0001: 192 kHz
MYCar	MACSI		30010: 12 kH2 MYSST MYSST MYSST MYSST MYSST
			0011: 176.4 kHz
			0100: Reserved
			0101: 96 kHz 0110: 8 kHz
7:4	R/W	0x0	0111: 88.2 kHz
		1	1000: 16 kHz
			1001: 24 kHz
			1010: 11.025 kHz
			1011: 22.05 kHz
			1100: 32 kHz
			1101: 48 kHz
	2		1110: Reserved
WACSI.	"WACSI"	ithical.	1111: 44.1 KHz 1142 1142 1142 1142 1142 1142 1142 114



Offset: 0x0038			Register Name: OWA_RX_CHSTA1
Bit	Read/Write	Default/Hex	Description S
My.	in	Mr. Mil	WL ME ME ME ME
			Sample Word Length
			For bit 0 = '0':
			000: Not indicated
			001: 16 bits
			010: 18 bits
			100: 19 bits
			101: 20 bits
2.4	R/W	0x0	110: 17 bits
3:1			111: Reserved
		7/1	For bit 0 = '1':
			000: Not indicated
hycan	whytear	Whole My	ා001: 20 bitsණ ලෝ ලෝ
			010: 22 bits
			100: 23 bits
			101: 24 bits
			110: 21 bits
		1	111: Reserved
		0x0	MWL
0	R/W		Max Word Length
J	K/ VV		0: Maximum Audio sample word length is 20 bits
			1: Maximum Audio sample word length is 24 bits

8.3.5.16 0x0040 OWA Expand Control Register (Default Value: 0x0000_000F)

Offset: 0x0040			Register Name: OWA_EXP_CTL		
Bit	Bit Read/Write Default/Hex		Description		
31	/	/	/		
	R/W	0x0	BURST_DATAOUT_SELECT		
30			Burst data output select		
30			0: Burst preamble and payload		
			1: Burst payload		



Offset:	0x0040		Register Name: OWA_EXP_CTL					
Bit	Read/Write	Default/Hex	Description					
29:16	R/W	0x0	REPEAT_PERIOD_OF_FR_NUM The number for the repetition period of the burst frame Configure this field according to RX data. A mismatch between the configuration data and the received data will result in an error interrupt.					
15	R/W	UNIT_SELECT Unit Select Ox0 Configure this field according to RX data type 0: In units of 16-bit 1: In units of 2-byte						
14	R/W coll	0x0gr	OWA_RX_MODE_MAN OWA RX Proteocol Select 0: IEC60958 1: IEC61937					
13	R/W	0x0	OWA_RX_MODE OWA RX Mode Select 0: Manual Ctrl. Configure by OWA RX_MODE_MAN 1: Auto Ctrl. Configure by the channel status values resolved by hardware					
12	R/W	0x0	AUDIO_DATA_BITORDER_EN Audio data bitorder enable 0: The audio data received by RX is stored directly into FIFO 1: The audio data received by RX is reversed high and low bits, then stored into FIFO					
11	R/W	under und	DATA_LENGTH_BITORDER_EN Data length bitorder enable 0: The received PD data is as the length of the valid audio data 1: The received PD data is reversed high and low bits, then as the length of the valid audio data					
10	R/W	0x0	DATA_TYPE_BITORDER_EN Data type bitorder enable 0: The received PC data is as the data length of the valid audio 1: The received PC data is reversed high and low bits, then as the length of the valid audio data					

Mesi

2 💮



Offset	: 0x0040		Register Name: OWA_EXP_CTL
Bit	Read/Write	Default/Hex	Description & &
My.	iks	Mr. Mr.	SYNCW_BITORDER_EN NO
9	R/W	0.0	Syncw_bitorder_en
9	K/ VV	0x0	0: Pa/Pb is the sync code of audio data
			1: Pa/Pb reversed high and low bits is the sync code of audio data
	R/W	0x0	INSERT_DETECTION_ENABLE
			Insert detection enable
8			0: Disable
			1: Enable
		0x0F	INSERT_DETECTION_NUM
7:0	R/W		Insert detection number
7.0	I I V VV		Configure how many jumping edges are detected to generate an
			insertion interrupt

8.3.5.17 0x0044 OWA Expand Interrupt Status Register (Default Value: 0x0000_0000)

Offse	et: 0x0044		Register Name: OWA_EXP_ISTA				
Bit	Read/Write	Default/Hex	Description				
31:25	5 /	/	1				
24	R/W	0x0	PD_CHANGE_INT_EN PD_LENGTH_CHANGE Interrupt Enable 0: Disable 1: Enable				
3 ¹ 23	R/W	ØXO M	PC_PAUSE_STOP_INT PC_PAUSE_BURSTS_STOP Interrupt Enable 0: Disable 1: Enable				
22	R/W	0x0	PC_BITSTRM_CHANGE_INT_EN PC_BITSTREAM_CHANGE Interrupt Enable 0: Disable 1: Enable				
21	R/W	0x0	PC_ERR_FLAG_INT PC_ERROR_FLAG Interrupt Enable 0: Disable 1: Enable				



Offset:	Offset: 0x0044		Register Name: OWA_EXP_ISTA			
Bit	Read/Write	Default/Hex	Description			
all?	all 3	Me Mi	PC_DTYPE_CHANGE_INT_EN			
20	R/W	0x0	PC_DATATYPE_CHANGE Interrupt Enable			
			0: Disable 1: Enable			
			RPDB_ERR_INT_EN RPDB_ERROR Interrupt Enable			
19	R/W	0x0	0: Disable			
			1: Enable			
			PCPD_CAP_INT_EN			
			PCPD_CAP Interrupt Enable			
18	R/W	0x0	0: Disable			
			1: Enable			
MUNCA	Whitegr	NING WITH	PAPB_CAR_INT_EN MOTO MITTER MOTOR MATERIAL MATER			
17	R/W	0x0	PAPB_CAP Interrupt Enable			
17			0: Disable			
			1: Enable			
			INSERT_INT_EN			
16	R/W	0x0	INSERT Interrupt Enable			
	Tty VV		0: Disable			
			1: Enable			
15:9	/		/			
			PD_CHANGE_INT			
			PD CHANGE INT			
8	R/W1C	0x0 ₅	0: No Pending IRQ			
MUNCO	Mylco	White were	1: PD Data length information is change. (except Pause/Null data burst type)			
			Write '1' to clear this interrupt.			
			PC_PAUSE_STOP_INT			
			Audio bitstream is interrupted. When stopped, the interface			
			becomes idle.			
	R/W1C	0.0	0: No Pending IRQ			
7		0x0	1: PC Pause burst Stop, frame sequence discontinued. Transmitters			
			may optionally use the STOP value to indicate that the transmission			
			of the current encoded			
			Write '1' to clear this interrupt.			

MyCo

Car



Offset: 0x0044			Register Name: OWA_EXP_ISTA		
Bit	Read/Write	Default/Hex	Description & &		
AND THE PROPERTY OF THE PROPER	MA	Mr. Mr.	PC_BITSTRM_CHANGE_INT		
			PC BITSTRM CHANGE INT		
			0: No Pending IRQ		
6	R/W1C	0x0	1: PC Bitstream Number is change. Bitstream Number indicates		
			which bitstream the data burst belongs. (except Pause/Null data		
			bursts type)		
			Write '1' to clear this interrupt.		
			PC_ERR_FLAG_INT		
			PC ERR FLAG INT		
			0: No Pending IRQ		
5	R/W1C	0x0	1: PC Error-flag is available to indicate if the contents of the data-		
	_ ~ "		burst contain data errors (except Pause/Null data bursts type). The		
Mean	Hear	in to an	using of this bit by receivers is optional.		
31	1/11	7, 7,	Write '1' to clear this interrupt.		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			PC_DTYPE_CHANGE_INT		
			PC DTYPE CHANGE INT		
4	R/W1C	0x0	0: No Pending IRQ		
	1: PC Datatype (except Pause/Null data type) information is change				
			Write '1' to clear this interrupt.		
			RPDB_ERR_INT		
			RPDB ERR INT		
3	R/W1C	0x0	0: No Pending IRQ		
			1: Hardware counts the repetition period of the burst frame is		
			different from register configuration number		
AL.		-all	Write '1' to clear this interrupt.		
ACH	MA COLI	white whi	PCPD_CAR_VINT WHICH WHICH WHICH		
	- 4444		PCPD CAP INT		
2	R/W1C	0x0	0: No Pending IRQ		
			1: IEC61937 mode captures PC and PD		
			Write '1' to clear this interrupt.		
	R/W1C	0x0	PAPB_CAP_INT		
			PAPB CAP INT		
1			0: No Pending IRQ		
			1: IEC61937 mode captures PA and PB		
			Write '1' to clear this interrupt.		

200

Mycs



Offset: 0x0044			Register Name: OWA_EXP_ISTA				
Bit	Read/Write	Default/Hex	Description				
My.	My.	ill the	INSERT_INT WE WE WE				
			INSERT INT				
0	R/W1C	0x0	0: No Pending IRQ				
			1: OWA RX detects device insertion				
			Write '1' to clear this interrupt.				

8.3.5.18 0x0048 OWA Expand Information Register 0 (Default Value: 0x0000_0000)

Offset:	0x0048	2-1	Register Name: OWA_EXP_INFO_0				
Bit	Read/Write	Default/Hex	Description				
31:16	R	0x0xx	PC_DATA PC Data information when which which which will be a second or the control of the contro				
15:0	R	0x0	PD_DATA PD Data information				

8.3.5.19 0x004C OWA Expand Information Register 1 (Default Value: 0x0000_0000)

Offset: 0x004C			Register Name: OWA_EXP_INFO_1		
Bit	Read/Write	Default/Hex	Description		
31:30	1	1			
	R WEST	OxQsr util	REPET_PERIOD_OF_FR_VALUE		
29:16			Repetition period of the burst frame value		
W.10			Check whether the repetition period of the burst frame calculated		
			by hardware is consistent with the configuration value.		
			SR_VALUE		
15:0	R	0x0	Sample Rate Value		
			Read this value after RX_LOCK.		







8.3.5.20 0x0050 OWA Expand Debug Register 0 (Default Value: 0x0000_0000)

			<	\
	,	.5	S	•
	1	J	_	
30	Ľ.			
11.				

Offset: 0x0050		Whitest My	Register Name: OWA_EXP_DBG_0		
Bit	Read/Write	Default/Hex	Description		
31:19	/	1	1		
18:16	R	0x0	IEC61937_DATA_CAP_FSM IEC61937 Data Capture State Machine 000: IDLE 001: SYNC_PA 010: SYNC_PB 011: DTYPE_PC 100: DLEN_PD 101: RX_ACTIVE		
15:0	Rubball	OxO a	DATA_CAP_NUM Remains Data Counter Value See the value of the sampled valid data in real time.		

MACSI

8.3.5.21 0x0054 OWA Expand Debug Register 1 (Default Value: 0x0000_0000)

Offset: 0x0054			Register Name: OWA_EXP_DBG_1		
Bit	Read/Write	Default/Hex	Description		
31:30	/		1		
			REPET_PERIOD_OF_FR_CNT		
29:16	R	0x0	Repetition period of the burst frame counter		
			See the value of repetition period counter in real time.		
Man	:Mcal	whycar why	SR_CNT HE		
15:0	R	0x0	Sample Rate Counter		
			See the value of audio sample ratio in real time.		

WACSU

Mes



8.4 Audio Codec

8.4.1 Overview

The Audio Codec is high-performance audio encoder and decoder module which supports DAC/ADC, dynamic range controller (DRC) and dynamic voltage controller (DVC) functions.

The Audio Codec has the following features:

- Two audio digital-to-analog (DAC) channels
 - Supports the DAC sample rate from 8 kHz to 192 kHz
 - 100 ± 2 dB SNR@A-weight, -85 ± 3 dB THD + N
 - Supports 16-bit and 20-bit audio sample resolution
- Two audio outputs
 - One stereo headphone output: HPOUTL/R
 - One stereo differential lineout output: LINEOUTLP/N and LINEOUTRP/N
- There audio analog-to-digital (ADC) channels
 - Supports the ADC sample rate from 8 kHz to 48 kHz
 - 95 ± 3 dB SNR@A-weight, -80 ± 3 dB THD + N
 - Supports 16-bit and 20-bit audio sample resolution
- Five audio inputs
 - Three differential microphone inputs: MICIN1P/1N, MICIN2P/2N, MICIN3P/3N
 - One stereo LINEIN input: LINEINL/R
 - One stereo FMIN input: FMINL/R
- Stereo headphone driver
 - 95±3dB SNR@A-weight
 - Output Level 0.55 Vrms@10k Ohm/THD+N -77±3dB, 0.37Vrms@16 Ohm/THD+N -40dB
- Supports Dynamic Range Controller (DRC) adjusting the ADC recording and DAC playback
- One 128x20-bit FIFO for DAC data transmit, one 128x20-bit FIFO for ADC data receive
- Programmable FIFO thresholds
- Supports interrupts and DMA

West.


My Acell



8.4.2 Block Diagram

The following figure shows the block diagram of Audio Codec.

Figure 8-24 Audio Codec Block Diagram



8.4.3 Functional Description

8.4.3.1 External Signals

Table 8-15 Audio Codec External Signals

142	"ILLS	of the other o
Signal	Туре	Description
MICIN1P	Al	Positive Differential Input for MIC1
MICIN1N	Al	Negative Differential Input for MIC1
MICIN2P	Al	Positive Differential Input for MIC2
MICIN2N	Al	Negative Differential Input for MIC2
MICIN3P	Al	Positive Differential Input for MIC3
MICIN3N	Al	Negative Differential Input for MIC3
FMINL	Al	FMIN Left Input
FMINR	Al	FMIN Right Input
LINEINL	Al	LINEIN Left Single-End Input



e	Description
	•
.cal	LINEIN Right Single-End Input
Med	Lineout Left Channel Negative Differential Output
	Lineout Left Channel Positive Differential Output
	Lineout Right Channel Negative Differential Output
	Lineout Right Channel Positive Differential Output
	Headphone Light Output
	Headphone Right Output
	Pseudo Differential Headphone Ground Reference
	Headphone Jack Detect
7-7	Second Bias Voltage Output for Headset Microphone
	First Bias Voltage Output for Main Microphone
On.	Headphone MIC Detect
NA ACO	Unternal Reference Voltage M
	Internal Reference Voltage
	Headphone LDO 1.8 V (bonding with HPVCC)
	Headphone LDO Input 3.3 V
	Headphone Power 1.8 V
	Analog Power 3.3 V
	Analog Power 1.8 V (bonding with AVCC)
	Analog Power
	(con

8.4.3.2 Clock Sources

AGND

G


The following figure describes the clock source of Audio Codec. For clock setting, configuration, and gating information, refer to section 3.2 "CCU".

Analog Ground

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 8-25 Audio Codec Clock Diagram



The clock source for the digital part is the PLL_AUDIO0 and PLL_AUDIO1. For the ADC clock, configure AUDIO CODEC ADC CLK REG[25:24] to select the clock source. For the DAC clock, configure AUDIO CODEC DAC CLK REG[25:24] to select the clock source. The PK-PK jitter of PLL_AUDIO0 and PLL_AUDIO1 should be less than 200 ps.

The clock source for the analog part is the CK_ADC and CK_DAC, both of which are divided from the digital part.

THERE THERE THERE THERE THERE THERE THERE THERE THERE THERE THERE




8.4.3.3 Reset System

Digital Part Reset System

The following figure shows the reset system of the audio codec digital part.

Figure 8-26 Audio Codec Digital Part Reset System




The SYS_RST comes from the VDD-SYS domain and is produced by the RTC domain. Each domain has the debounce to confirm the reset system is strong. For the codec register part, MIX can be reset by the SYS_RST when being powered on or the system soft is writing the reset control logic. The other parts can be reset by the soft configuration through writing the register.

Analog Part Reset System

The following figure shows the reset system of the audio codec analog part.

Figure 8-27 Audio Codec Analog Part Reset System



When AVCC is powered on, it sends the AVCC_POR signal. The AVCC_POR signal passes the level shift and RC filter part to the ADDA logic core.


Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



8.4.3.4 Data Path Diagram

The following figure shows a data path of the Audio Codec.

Figure 8-28 Audio Codec Data Path Diagram



8.4.3.5 Three ADCs

The three ADCs are used for recording stereo sound and a reference signal. The sample rates of the three ADCs are independent of the DAC sample rate. The digital ADC part can be enabled or disabled by the bit[28] of the AC ADC FIFOC register.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



8.4.3.6 Stereo DACs

WACSU

The stereo DAC sample rate can be configured by setting the register. To save power, the analog DACL can be enabled or disabled by setting the bit[15] of the <u>DAC_REG</u> register, and the analog DACR can be enabled or disabled by setting the bit[14] of the <u>DAC_REG</u> register. The digital DAC part can be enabled or disabled by the bit[31] of the <u>AC_DAC_DPC</u> register.

WA

8.4.3.7 Analog Audio Input Path

The Audio Codec supports 5 analog audio input paths

- MICIN1P/N
- MICIN2P/N
- MICIN3P/N
- LINEINL/R
- FMINL/R

MICIN1P/N, LINEINL, FMINL provide differential input that can be mixed into the ADC1 record mixer. MICIN2P/N, LINEINR, FMINR provide differential input that can be mixed into the ADC2 record mixer. MICIN3P/N provides differential input. The MICIN is a high impedance, low capacitance input suitable for connecting to various differential microphones of different dynamics and sensitivity. The gain for each preamplifier can be set independently. MBIAS provides the reference voltage for electret condenser type (ECM) microphones.

8.4.3.8 Analog Audio Output Path

The Audio Codec has 2 analog output paths:


- LINEOUTLP/N, LINEOUTRP/N
- HPOUTL/R

The headphone PA is powered up or down by HP_REG[bit15] (HPPA_EN). HPOUTL/R can drive a 16R or 32R headphone load without DC capacitors by using Charge Pump to generate the negative rails. HP-FB is the ground loop noise rejection feedback. HBIAS provides reference voltage for electret condenser type (ECM) microphones.



Figure 8-29 Headphone Output Application






8.4.3.9 Interrupts

The Audio Codec has two interrupts. The following figure describes the Audio Codec interrupt system.

Figure 8-30 Audio Codec Interrupt System



8.4.3.10 Digital Audio Processor (DAP)


"WACSU

The DAP module is used to remove the DC offset and automatically adjusts the volume to a flatten volume level. It mainly consists of two HPF and one DRC.

The following figure shows the DAP data flow.




Figure 8-31 DAP Data Flow



HPF Function

The DAP has individual channel high pass filter (HPF, -3 dB cutoff < 1 Hz) that can be enabled and disabled. The filter cutoff frequency is less than 1 Hz that can be removed DC offset from ADC recording. The HPF can also be bypassed.


Figure 8-32 HPF Logic Structure



DRC Function

The DRC scheme has three thresholds, three offsets, and four slopes (all programmable). There is one ganged DRC for the left and right channels. The following figure shows the diagram of DRC input/output.


Figure 8-33 DRC Block Diagram



Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



Figure 8-34 DRC Static Curve Parameters



Professional-quality dynamic range compression automatically adjusts the volume to flatten volume level.

One DRC for left/right and one DRC for the subwoofer.

Each DRC has an adjustable threshold, offset, and compression levels, programmable energy, attack, and decay time constants.

Transparent compression: Compressors can attack fast enough to avoid apparent clipping before engaging, and decay times can be set slow enough to avoid pumping.

Configure the DRC parameters according to the following guidelines:

Number format


The Number format is N.M which means there are N bits to the left of the decimal point including the sign bit and M bits to the right of the decimal point. For example, Numbers formatted 9.23 means that there are 9 bits at the left of the decimal point and 23 bits at the right decimal point.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.

Energy Filter

The following figure shows the structure of the energy filter.

Figure 8-35 Energy Filter Structure





The Energy Filter is to estimate the RMS value of the audio data stream into DRC and has two parameters, which determine the time window over which RMS to be made. The parameter is computed by

$$\alpha = 1 - e^{-2.2Ts/ta}$$

For the Compression Control, there are ten parameters (ET, CT, LT, Ke, Kn, Kc, Kl, OPL, OPC, and OPE), which are all programmable, and the computation will be explained as follows.

• Threshold Parameter Computation (T parameter)

The threshold is the value that determines the signal to be compressed or not. When the RMS of the signal is larger than the threshold, the signal will be compressed. The value of threshold input to the coefficient register is computed by $Tin = -\frac{T_{dB}}{6.0206}$.

Where, $\,T_{dB}\,$ must less than zero, the positive value is illegal.

For example, it is desired to set CT = -40 dB, then the Tin require to set CT to -40 dB is CT in = -40 dB)/6.0206 = 6.644, CT_{in} is entered as a 32-bit number in 8.24 format.

Therefore, $CT_{in} = 6.644 = 0000\ 0110.1010\ 0100\ 1101\ 0011\ 1100\ 0000 = 0x06A4\ D3C0\ in\ 8.24\ format.$

• Slope Parameter Computation (K parameter)

The K is the slope within the compression region. For example, an n: 1 compression means that an output increase of 1 dB is for n dB RMS input. The k input to the coefficient ram is computed by $K=\frac{1}{2}$

Where, n is from 1 to 50, and must be an integer.

For example, it is desired to set to 2:1, then the Kc requires to set to 2:1, is Kc = 1/2 = 0.5, Kc is entered as a 32-bit number in 8.24 format.

Therefore, $Kc = 0.5 = 0000\ 0000.1000\ 0000\ 0000\ 0000\ 0000 = 0x0080\ 0000\ in\ 8.24\ format.$

Gain Smooth Filter


The Gain Smooth Filter is to smooth the gain and control the ratio of gain increase and decrease. The decay time and attack are shown in Figure 8-36. The structure of the Gain Smooth filter is also the Alpha filter, so the rise time computation is the same as the Energy filter which is $\alpha = 1 - e^{-2.2Ts/ta}$

MYCar

is).







8.4.4 Programming Guidelines

8.4.4.1 Record Process

In recording mode, the analog audio signals are recorded from the microphones at the specified sample rate, processed by the ADC, and then transferred to the DRAM via the DMA.

- Step 1 Codec initialization: configure <u>AUDIO CODEC BGR REG</u> to open the audio codec bus clock gating and de-assert bus reset; configure <u>AUDIO CODEC ADC CLK REG</u> and <u>PLL AUDIOO CTRL REG</u> to configure PLL_AudioO frequency and enable PLL_AudioO. For details, refer to section 3.2 "<u>CCU</u>".
- Step 2 Configure the sample rate and data transfer format, then open the ADC.
- Step 3 Configure the DMA and DMA request.
- **Step 4** Enable the ADC DRQ and DMA.

8.4.4.2 Playback Process

In playback mode, the audio data are transferred from the DRAM via DMA, processed by the DAC, and finally output via the analog interface.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



- Step 1 Codec initialization: configure <u>AUDIO CODEC BGR REG</u> to open the audio codec bus clock gating and de-assert bus reset; configure <u>AUDIO CODEC DAC CLK REG</u> and <u>PLL AUDIO1 CTRL REG</u> to configure PLL_Audio1 frequency and enable PLL_Audio1. For details, refer to section 3.2 "CCU".
- **Step 2** Configure the sample rate and data transfer format, then open the DAC.
- **Step 3** Configure the DMA and DMA request.
- **Step 4** Enable the DAC DRQ and DMA.

8.4.5 Register List

Module Name	Base Address
Audio Codec	0x02030000

Register Name	Offset	Description No Market Market
AC_DAC_DPC	0x0000	DAC Digital Part Control Register
DAC_VOL_CTRL	0x0004	DAC Volume Control Register
AC_DAC_FIFOC	0x0010	DAC FIFO Control Register
AC_DAC_FIFOS	0x0014	DAC FIFO Status Register
AC_DAC_TXDATA	0x0020	DAC TX DATA Register
AC_DAC_CNT	0x0024	DAC TX FIFO Counter Register
AC_DAC_DG	0x0028	DAC Debug Register
AC_ADC_FIFOC	0x0030	ADC FIFO Control Register
ADC_VOL_CTRL1	0x0034	ADC Volume Control1 Register
AC_ADC_FIFOS	0x0038	ADC FIFO Status Register
AC_ADC_RXDATA	0x0040	ADC RX Data Register
AC_ADC_CNT	0x0044	ADC RX Counter Register
AC_ADC_DG	0x004C	ADC Debug Register
ADC_DIG_CTRL	0x0050	ADC Digtial Control Register
VRA1SPEEDUP_DOWN_CTRL	0x0054	VRA1 Speedup Down Control Register
AC_DAC_DAP_CTRL	0x00F0	DAC DAP Control Register
AC_ADC_DAP_CTR	0x00F8	ADC DAP Control Register
AC_DAC_DRC_HHPFC	0x0100	DAC DRC High HPF Coef Register
AC_DAC_DRC_LHPFC	0x0104	DAC DRC Low HPF Coef Register
AC_DAC_DRC_CTRL	0x0108	DAC DRC Control Register







Register Name	Offset	Description
AC_DAC_DRC2LPFHAT	0x010G	DAC DRC Left Peak Filter High Attack Time Coef Register
AC_DAC_DRC_LPFLAT	0x0110	DAC DRC Left Peak Filter Low Attack Time Coef Register
AC_DAC_DRC_RPFHAT	0x0114	DAC DRC Right Peak Filter High Attack Time Coef Register
AC_DAC_DRC_RPFLAT	0x0118	DAC DRC Peak Filter Low Attack Time Coef Register
AC_DAC_DRC_LPFHRT	0x011C	DAC DRC Left Peak Filter High Release Time Coef Register
AC_DAC_DRC_LPFLRT	0x0120	DAC DRC Left Peak Filter Low Release Time Coef Register
AC_DAC_DRC_RPFHRT	0x0124	DAC DRC Right Peak filter High Release Time Coef Register
AC_DAC_DRC_RPFLRT	0x0128	DAC DRC Right Peak filter Low Release Time Coef Register
AC_DAC_DRC_LRMSHAT	0x012C	DAC DRC Left RMS Filter High Coef Register
AC_DAC_DRC_LRMSLAT	0x0130	DAC DRC Left RMS Filter Low Coef Register
AC_DAC_DRC_RRMSHAT	0x0134	DAC DRC Right RMS Filter High Coef Register
AC_DAC_DRC_RRMSLAT	0x0138	DAC DRC Right RMS Filter Low Coef Register
AC_DAC_DRC_HCT	0x013C	DAC DRC Compressor Threshold High Setting Register
AC_DAC_DRC_LCT	0x0140	DAC DRC Compressor Slope High Setting Register
AC_DAC_DRC_HKC	0x0144	DAC DRC Compressor Slope High Setting Register
AC_DAC_DRC_LKC	0x0148	DAC DRC Compressor Slope Low Setting Register
AC_DAC_DRC_HOPC	0x014C	DAC DRC Compressor High Output at Compressor Threshold Register
AC_DAC_DRC_LOPC	0x0150 ³⁶	DAC DRC Compressor Low Output at Compressor Threshold Register
AC_DAC_DRC_HLT	0x0154	DAC DRC Limiter Threshold High Setting Register
AC_DAC_DRC_LLT	0x0158	DAC DRC Limiter Threshold Low Setting Register
AC_DAC_DRC_HKI	0x015C	DAC DRC Limiter Slope High Setting Register
AC_DAC_DRC_LKI	0x0160	DAC DRC Limiter Slope Low Setting Register
AC_DAC_DRC_HOPL	0x0164	DAC DRC Limiter High Output at Limiter Threshold
AC_DAC_DRC_LOPL	0x0168	DAC DRC Limiter Low Output at Limiter Threshold
AC_DAC_DRC_HET	0x016C	DAC DRC Expander Threshold High Setting Register
AC_DAC_DRC_LET	0x0170	DAC DRC Expander Threshold Low Setting Register
AC_DAC_DRC_HKE	0x0174	DAC DRC Expander Slope High Setting Register

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



Register Name	Offset	Description
AC_DAC_DRC_LKE	0x0178	DAC DRC Expander Slope Low Setting Register
AC_DAC_DRC_HOPE	0x017C	DAC DRC Expander High Output at Expander Threshold
AC_DAC_DRC_LOPE	0x0180	DAC DRC Expander Low Output at Expander Threshold
AC_DAC_DRC_HKN	0x0184	DAC DRC Linear Slope High Setting Register
AC_DAC_DRC_LKN	0x0188	DAC DRC Linear Slope Low Setting Register
AC_DAC_DRC_SFHAT	0x018C	DAC DRC Smooth filter Gain High Attack Time Coef Register
AC_DAC_DRC_SFLAT	0x0190	DAC DRC Smooth filter Gain Low Attack Time Coef Register
AC_DAC_DRC_SFHRT	0x0194	DAC DRC Smooth filter Gain High Release Time Coef Register
AC_DAC_DRC_SFLRT	0x0198	DAC DRC Smooth filter Gain Low Release Time Coef Register
AC_DAC_DRC_MXGHS	0x019C	DAC DRC MAX Gain High Setting Register
AC_DAC_DRC_MXGLS	0x01A0	DAC DRC MAX Gain Low Setting Register
AC_DAC_DRC_MNGHS	0x01A4	DAC DRC MIN Gain High Setting Register
AC_DAC_DRC_MNGLS	0x01A8	DAC DRC MIN Gain Low Setting Register
AC_DAC_DRC_EPSHC	0x01AC	DAC DRC Expander Smooth Time High Coef Register
AC_DAC_DRC_EPSLC	0x01B0	DAC DRC Expander Smooth Time Low Coef Register
AC_DAC_DRC_HPFHGAIN	0x01B8	DAC DRC HPF Gain High Coef Register
AC_DAC_DRC_HPFLGAIN	0x01BC	DAC DRC HPF Gain Low Coef Register
AC_ADC_DRC_HHPFC	0x0200	ADC DRC High HPF Coef Register
AC_ADC_DRC_LHPFC	0x0204	ADC DRC Low HPF Coef Register
AC_ADC_DRC_CTRL	0x0208	ADC DRC Control Register
AC_ADC_DRC_LPFHAT	0x020C	ADC DRC Left Peak Filter High Attack Time Coef Register
AC_ADC_DRC_LPFLAT	0x0210	ADC DRC Left Peak Filter Low Attack Time Coef Register
AC_ADC_DRC_RPFHAT	0x0214	ADC DRC Right Peak Filter High Attack Time Coef Register
AC_ADC_DRC_RPFLAT	0x0218	ADC DRC Right Peak Filter Low Attack Time Coef Register
AC_ADC_DRC_LPFHRT	0x021C	ADC DRC Left Peak Filter High Release Time Coef Register
AC_ADC_DRC_LPFLRT	0x0220	ADC DRC Left Peak Filter Low Release Time Coef Register

My Aco.

MYCSI

<u>'2</u>



Register Name	Offset	Description
AC_ADC_DRC_RPFHRT	0x0224	ADC DRC Right Peak Filter High Release Time Coef Register
AC_ADC_DRC_RPFLRT	0x0228	ADC DRC Right Peak Filter Low Release Time Coef Register
AC_ADC_DRC_LRMSHAT	0x022C	ADC DRC Left RMS Filter High Coef Register
AC_ADC_DRC_LRMSLAT	0x0230	ADC DRC Left RMS Filter Low Coef Register
AC_ADC_DRC_RRMSHAT	0x0234	ADC DRC Right RMS Filter High Coef Register
AC_ADC_DRC_RRMSLAT	0x0231	ADC DRC Right RMS Filter Low Coef Register
AC_ADC_DRC_HCT	0x023C	ADC DRC Compressor Threshold High Setting Register
AC_ADC_DRC_LCT	0x0240	ADC DRC Compressor Slope High Setting Register
AC_ADC_DRC_HKC	0x0244	ADC DRC Compressor Slope High Setting Register
AC_ADC_DRC_LKC	0x0248	ADC DRC Compressor Slope Low Setting Register
AC_ADC_DRC_HOPC	0x024C	ADC DRC Compressor High Output at Compressor Threshold Register
AC_ADC_DRC_LOPC	0x0250	ADC DRC Compressor Low Output at Compressor Threshold Register
AC_ADC_DRC_HLT	0x0254	ADC DRC Limiter Threshold High Setting Register
AC_ADC_DRC_LLT	0x0258	ADC DRC Limiter Threshold Low Setting Register
AC_ADC_DRC_HKI	0x025C	ADC DRC Limiter Slope High Setting Register
AC_ADC_DRC_LKI	0x0260	ADC DRC Limiter Slope Low Setting Register
AC_ADC_DRC_HOPL	0x0264	ADC DRC Limiter High Output at Limiter Threshold
AC_ADC_DRC_LOPL	0x0268	ADC DRC Limiter Low Output at Limiter Threshold
AC_ADC_DRC_HET	0x026C	ADC DRC Expander Threshold High Setting Register
AC_ADC_DRC_LET	0x0270	ADC DRC Expander Threshold Low Setting Register
AC_ADC_DRO_HKE	0x0274	ADC DRC Expander Slope High Setting Register
AC_ADC_DRC_LKE	0x0278	ADC DRC Expander Slope Low Setting Register
AC_ADC_DRC_HOPE	0x027C	ADC DRC Expander High Output at Expander Threshold
AC_ADC_DRC_LOPE	0x0280	ADC DRC Expander Low Output at Expander Threshold
AC_ADC_DRC_HKN	0x0284	ADC DRC Linear Slope High Setting Register
AC_ADC_DRC_LKN	0x0288	ADC DRC Linear Slope Low Setting Register
AC_ADC_DRC_SFHAT	0x028C	ADC DRC Smooth filter Gain High Attack Time Coef Register
AC_ADC_DRC_SFLAT	0x0290	ADC DRC Smooth filter Gain Low Attack Time Coef Register



Register Name	Offset	Description
AC_ADC_DRC_SFHRT	0x0294	ADC DRC Smooth filter Gain High Release Time Coef Register
AC_ADC_DRC_SFLRT	0x0298	ADC DRC Smooth filter Gain Low Release Time Coef Register
AC_ADC_DRC_MXGHS	0x029C	ADC DRC MAX Gain High Setting Register
AC_ADC_DRC_MXGLS	0x02A0	ADC DRC MAX Gain Low Setting Register
AC_ADC_DRC_MNGLS	0x02A4	ADC DRC MIN Gain High Setting Register
AC_ADC_DRC_MXGLS	0x02A8	ADC DRC MIN Gain Low Setting Register
AC_ADC_DRC_EPSHC	0x02AC	ADC DRC Expander Smooth Time High Coef Register
AC_ADC_DRC_EPSLC	0x02B0	ADC DRC Expander Smooth Time Low Coef Register
AC_ADC_DRC_HPFHGAIN	0x02B8	ADC DRC HPF Gain High Coef Register
AC_ADC_DRC_HPFLGAIN	0x02BC	ADC DRC HPF Gain Low Coef Register
Analog Domain Register	,HyCar	West West West West
ADC1_REG	0x0300	ADC1 Analog Control Register
ADC2_REG	0x0304	ADC2 Analog Control Register
ADC3_REG	0x0308	ADC3 Analog Control Register
DAC_REG	0x0310	DAC Analog Control Register
MICBIAS_REG	0x0318	MICBIAS Analog Control Register
RAMP_REG	0x031C	BIAS Analog Control Register
BIAS_REG	0x0320	BIAS Analog Control Register
ADC5_REG	0x0330	ADC5 Analog Control Register

8.4.6 Register Description

8.4.6.1 0x0000 DAC Digital Part Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: AC_DAC_DPC
Bit	Read/Write Default/Hex		Description
	R/W	0x0	EN_DA
31			DAC Digital Part Enable
31			0: Disabled
			1: Enabled
30:29	/	/	/



Offs	et: 0x0000		Register Name: AC_DAC_DPC
Bit	Read/Write	Default/Hex	Description & S
My.	No.	ill single	MODQU WAS MAD WAS MAD WAS
28:2	25 R/W	0x0	Internal DAC Quantization Levels
20.2	.5 17, W	UXU	Levels = [7*(21 + MODQU[3:0])]/128
			Default levels = 7*21/128 = 1.15
			DWA
24	R/W	0x0	DWA Function Disable
	17,00	ONO	0: Enabled
			1: Disabled
23:1	.9 /	1	
		7.7	HPF_EN
18	R/W	0x0	High Pass Filter Enable
10	N/W		0: Disabled
MyCo	² Veriu		rd: Enabled rd with with white
			DVOL
17:1	.2 R/W	0x0	Digital volume control: DVC, ATT = DVC[5:0]*(-1.16 dB)
			64 steps, -1.16 dB/step
11:1	. /	1	
			HUB_EN
		0x0	Audio Hub Enable
			The bit takes effect only when the EN_DA is set to 1.
0	R/W		System Domain: Audio Codec/I2S0/I2S1/I2S2/OWA TXFIFO Hub
			Enable.
			0: Disabled
			1: Enabled

8.4.6.2 0x0004 DAC Volume Control Register (Default Value: 0x0000_A0A0)

Offset: 0x0004			Register Name: DAC_VOL_CTRL
Bit	Bit Read/Write Default/Hex		Description
31:17	/	/	/
16	R/W	0x0	DAC_VOL_SEL
			DAC Volume Control Selection Enable
			0: Disabled
			1: Enabled





Offset: 0x0004			Register Name: DAC_VOL_CTRL
Bit	Read/Write	Default/Hex	Description & S
MA	Kin	In Vin	DAC_VOL_M M M M
			DAC left channel volume
			(-119.25 dB to 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
15:8	R/W	0xA0	
			0x9F = -0.75 dB
			0xA0 = 0 dB
			0xA1 = 0.75 dB
			0xFF = 71.25 dB
			DAC_VOL_R
Mycan	"MACSIL"	W. M. M. W.	DAC right channel volume
		4	(-119.25 dB To 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
7:0	R/W	0xA0	- 1A1 1 P
			0x9F = -0.75 dB
		re. I	0xA0 = 0 dB
			0xA1 = 0.75 dB
			0xFF = 71.25 dB

Heet "Heet "Heet "Heet "Heet "Heet "Heet "Heet "Heet "Heet



8.4.6.3 0x0010 DAC FIFO Control Register (Default Value: 0x0000_4000)

			.4	
		ď	O.	6
	7	1	,	
12	`)		

Offset: 0x0010		"MACOL	Register Name: AC_DAC_FIFOC
Bit	Read/Write	Default/Hex	Description
31:29	R/W	0x0	DAC_FS Sample Rate of DAC 000: 48 kHz 010: 24 kHz 100: 12 kHz 110: 192 kHz 001: 32 kHz 011: 16 kHz 101: 8 kHz 111: 96 kHz 44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLLS
MACSE	nithco.	"HAGA"	Configure Bit
`			FIR_VER
28	R/W	0x0	FIR Version
			0: 64-Tap FIR 1: 32-Tap FIR
27	/	1	
			SEND_LASAT
26	R/W	0x0	Audio sample select when TX FIFO underrun
20	1,7 **	OXO .	0: Sending zero
			1: Sending the last audio sample
			FIFO_MODE
ales Call	MACSI	whycar	For 20-bit transmitted audio sample: 00/10: FIFQ_1[19:0] = {TXDATA[31:12]}
25:24	R/W	0x0	01/11: FIFO_I[19:0] = {TXDATA[19:0]}
			For 16-bit transmitted audio sample:
			00/10: FIFO_I[19:0] = {TXDATA[31:16], 4'b0}
			01/11: FIFO_I[19:0] = {TXDATA[15:0], 4'b0}
23	/	1	/

MYCSI



Offset: 0x0010			Register Name: AC_DAC_FIFOC
Bit	Read/Write	Default/Hex	Description & S
M. S.	nes.	in the	DAC_DRQ_CLR_CNT When TX FIFO available room is less than or equal N, the DRQ
22:21	R/W	0x0	request will be de-asserted. N is defined here: 00: IRQ/DRQ de-asserted when WLEVEL > TXTL 01: 4 10: 8
			11: 16
20:15	/	/	1
14:8	R/W	0×40	TX_TRIG_LEVEL TX FIFO Empty Trigger Level (TXTL[12:0]) Interrupt and DMA request trigger level for TX FIFO normal condition. IRQ/DRQ generated when WLEVEL ≤ TXTL Note: WLEVEL represents the number of valid samples in the TX FIFO. Only TXTL[6:0] valid when TXMODE = 0
7	1	1	/
6	R/W	0x0	DAC_MONO_EN DAC Mono Enable 0: Stereo, 64 levels FIFO 1: Mono, 128 levels FIFO When enabled, L & R channel send the same data.
5	R/W	0x0	TX_SAMPLE_BITS Transmitting Audio Sample Resolution 0: 16 bits 1: 20 bits
4	R/W	0x0	DAC_DRQ_EN IN
3	R/W	0x0	DAC_IRQ_EN DAC FIFO Empty IRQ Enable 0: Disabled 1: Enabled

My Vail

MyCSI



Offset: 0x0010			Register Name: AC_DAC_FIFOC
Bit	Read/Write	Default/Hex	Description &
Med and	the state of the s	in the	FIFO_UNDERRUN_IRQ_EN WE
	R/W	0x0	DAC FIFO Underrun IRQ Enable
2	K/ VV		0: Disabled
			1: Enabled
1		0x0	FIFO_OVERRUN_IRQ_EN
	R/W		DAC FIFO Overrun IRQ Enable
	K/VV		0: Disabled
			1: Enabled
			FIFO_FLUSH
0	R/WC	0x0	DAC FIFO Flush
			Write '1' to flush TX FIFO, self clear to '0'

8.4.6.4 0x0014 DAC FIFO Status Register (Default Value: 0x0080_8008)

Offset: 0x0014			Register Name: AC_DAC_FIFOS		
Bit	Read/Write	Default/Hex	Description		
31:24	/	1	/		
			TX_EMPTY		
23	R	0x1	TX FIFO Empty		
23	"	OXI	0: No room for new sample in TX FIFO		
			1: More than one room for new sample in TX FIFO (>= 1 word)		
22:8	R	0x80	TXE_CNT		
	N S		TX FIFO Empty Space Word Counter		
7:4	1 WHICE	/hh/cst	the major major major major major		
		0x1	TXE_INT		
			TX FIFO Empty Pending Interrupt		
3	R/W1C		0: No Pending IRQ		
			1: FIFO Empty Pending Interrupt		
			Write '1' to clear this interrupt or automatically clear if the		
			interrupt condition fails.		
2	R/W1C	0x0	TXU_INT		
			TX FIFO Underrun Pending Interrupt		
			0: No Pending Interrupt		
			1: FIFO Underrun Pending Interrupt		
			Write '1' to clear this interrupt		



Offset: 0x0014			Register Name: AC_DAC_FIFOS
Bit	Read/Write	Default/Hex	Description &
My All	illy	in the	TXO_INT WE
			TX FIFO Overrun Pending Interrupt
1	R/W1C	0x0	0: No Pending Interrupt
			1: FIFO Overrun Pending Interrupt
			Write '1' to clear this interrupt
0	/	/	1

8.4.6.5 0x0020 DAC TX DATA Register (Default Value: 0x0000_0000)

Offse	t: 0x0020		Register Name: AC_DAC_TXDAT	A
Bit	Read/Write	Default/Hex	Description	
W. John	Wiln	wilde	TX_DATA in ATAD_XT	who who
31:0	W	0x0	Write the transmitting left and	right channel sample data to this
31.0	VV		register one by one. Write the	eft channel sample data first and
			then the right channel sample.	

8.4.6.6 0x0024 DAC TX Counter Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0024		Register Name: AC_DAC_CNT
Bit	Read/Write	Default/Hex	Description
31:0	R/W	OxO	TX_CNT TX Sample Counter The audio sample number of sending into TXFIFO. When one sample is put into TXFIFO by DMA or by host IO, the TX sample counter register increases by one. The TX sample counter register can be set to any initial valve at any time. After being updated by the initial value, the counter register should count from this initial value. Note: It is used for Audio/Video Synchronization.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



8.4.6.7 0x0028 DAC Debug Register (Default Value: 0x0000_0000)

Offset	Offset: 0x0028		Register Name: AC_DAC_DG
Bit	Read/Write	Default/Hex	Description
31:12	/	/	1
			DAC_MODU_SELECT
44	5 /14/		DAC Modulator Debug
11	R/W	0x0	0: DAC Modulator Normal Mode
			1: DAC Modulator Debug Mode
			DAC_PATTERN_SELECT
			DAC Pattern Select
10:9	D /\A/	0x0	00: Normal (Audio sample from TX FIFO)
10:9	R/W	UXU	01: -6 dB Sin wave
			10: -60 dB Sin wave
Mean	Hear	Mear	11: Silent wave
*	14.	0x0	CODEC_CLK_SELECT
0	D /M		CODEC Clock Source Select
8	R/W		0: CODEC clock from PLL
			1: CODEC clock from OSC (for Debug)
7	1	1	/
			DA_SWP
	D ///		DAC Output Channel Swap Enable
6	R/W	0x0	0: Disabled
			1: Enabled
5:3	/	/	/
			ADDA_LOOP_MODE
west.	R/W C	MCSL	ADDA Loop Mode Select &
100		0x0	000: Disabled
2:0			001: ADDA LOOP MODE DACL/DACR is connected to ADC1/ADC2
			010: ADDA LOOP MODE DACL/DACR is connected to ADC3
			Others: Reserved



8.4.6.8 0x0030 ADC FIFO Control Register (Default Value: 0x0000_0400)

			1
		_0	7.
	- (Ü	,
50	1		
1/2	, ·	2	

Offset:	0x0030	"MACOL	Register Name: AC_ADC_FIFOC
Bit	Read/Write	Default/Hex	Description
			ADFS
			Sample Rate of ADC
			000: 48 kHz
			010: 24 kHz
			100: 12 kHz
31:29	R/W	0x0	110: Reserved
31.23	1,7 **	OXO .	001: 32 kHz
		CX	011: 16 kHz
			101: 8 kHz
			111: Reserved
Mean	year	year	44.1 kHz/22.05 kHz/11.025 kHz can be supported by Audio PLL
N.	Miles	My, 1	Configure Bit. W W
\			EN_AD
28	R/W	0x0	ADC Digital Part Enable
	1,11	OXO	0: Disabled
			1: Enabled
		100	ADCFDT
			ADC FIFO delay time for writing data after EN_AD
27:26	R/W	0x0	00: 5 ms
	1,7 **	OAO .	01: 10 ms
			10: 20 ms
			11: 30 ms
20			ADCDFEN
25	B (M)	R/W 0x0	ADC FIFO delay function for writing data after EN_AD
23	TO VV		0: Disabled
			1: Enabled

17 CST



Offset	Offset: 0x0030		Register Name: AC_ADC_FIFOC
Bit	Read/Write	Default/Hex	Description &
My.	in	iles i	RX_FIFO_MODE
			RX FIFO Output Mode (Mode 0, 1)
			0: Expanding '0' at LSB of TX FIFO register
			1: Expanding received sample sign bit at MSB of TX FIFO register
24	R/W	0x0	For 20-bit received audio sample:
24	IN/ VV	OXO	Mode 0: RXDATA[31:0] = {FIFO_0[19:0], 12'h0}
			Mode 1: RXDATA[31:0] = {12{FIFO_O[19]}, FIFO_O[19:0]}
			For 16-bit received audio sample:
			Mode 0: RXDATA[31:0] = {FIFO_O[19:4], 16'h0}
		6-1	Mode 1: RXDATA[31:0] = {16{FIFO_O[19]}, FIFO_O[19:4]}
23:22	1	1	
			RX_SYNC_EN_START
WACSU	"KACSII"	"ILACSIT	The bit takes effect only when RX_SYNC_EN is set to 1.
21	R/W	0x0	System Domain: Audio codec/I2S0/I2S1/I2S2/DMIC/OWA RX
21	IV VV	OXO	Synchronize Enable Start.
			0: Disabled
			1: Enabled
			RX_SYNC_EN
20	R/W	0x0	Audiocodec RX Synchronize Enable
20	11,700	OXO .	0: Disabled
			1: Enabled
19:17	1	1	/
			RX_SAMPLE_BITS
16	R/W	0x0	Receiving Audio Sample Resolution
16	K/VV	whycan	0:16 bits 6 16 16 16
Mes.	Nes	Wills	1: 20 bits 40 40 40 40
15:12	1	1	/
			RX_FIFO_TRG_LEVEL
			RX FIFO Trigger Level (RXTL[5:0])
			Interrupt and DMA request trigger level for RX FIFO normal
11:4	R/W	0x40	condition
			IRQ/DRQ generated when WLEVEL > RXTL[5:0]
			Note: WLEVEL represents the number of valid samples in the RX
			FIFO.

MACSIL



Offse	t: 0x0030		Register Name: AC_ADC_FIFOC
Bit	Read/Write	Default/Hex	Description &
W. J.	MA	My "	ADC_DRQ_EN W W W
2	D /\\	00	ADC FIFO Data Available DRQ Enable
3	R/W	0x0	0: Disabled
			1: Enabled
		0x0	ADC_IRQ_EN
2	D (\A)		ADC FIFO Data Available IRQ Enable
2	R/W		0: Disabled
			1: Enabled
			ADC_OVERRUN_IRQ_EN
1	D /\\	0x0	ADC FIFO Overrun IRQ Enable
1	R/W		0: Disabled
0			1: Enabled
WACO.	MACS	11/1/20	ADC_FIFO_FEUSH INTERIOR INTERIOR INTERIOR
0	R/WC	0x0	ADC FIFO Flush

Write '1' to flush TX FIFO, self clear to '0'.

8.4.6.9 0x0034 ADC Volume Control1 Register (Default Value: 0xA0A0_A0A0)

Offset: 0	0x0034		Register Name: ADC_VOL_CTRL1
Bit	Read/Write	Default/Hex	Description
31:24	R/W	0xA0	Reserved
			ADC3_VOL
	_	0	ADC3 channel volume
Mycall	WHACSIL	whyceth whyce	(-119.25 dB To 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
23:16	R/W	0xA0	
			0x9F: -0.75 dB
			0xA0: 0 dB
			0xA1: 0.75 dB
			0xFF: 71.25 dB

MY VOI

14 CS



Offset:	0x0034		Register Name: ADC_VOL_CTRL1
Bit	Read/Write	Default/Hex	Description
My.	JUS .	the the	ADC2_VOL WE WE WE WE
			ADC2 channel volume
			(-119.25 dB To 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
15:8	R/W	0xA0	
			0x9F: -0.75 dB
			0xA0: 0 dB
			0xA1: 0.75 dB
		~7 L	0xFF: 71.25 dB
			ADC1_VOL
Mean	"HACSIL	Mycan Myca	ADC1 channel volume
	711		(-119.25 dB To 71.25 dB, 0.75 dB/Step)
			0x00: Mute
			0x01: -119.25 dB
7:0	R/W	0xA0	
			0x9F: -0.75 dB
		PRO II	0xA0: 0 dB
			0xA1: 0.75 dB
			0xFF: 71.25 dB

8.4.6.10 0x0038 ADC FIFO Status Register (Default Value: 0x0000_0001)

Offset:	0x0038		Register Name: AC_ADC_FIFOS
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
		0x0	RXA
23	R		RX FIFO Available
23			0: No available data in RX FIFO
			1: More than one sample in RX FIFO (>= 1 word)
22:17	/	/	/
16.0	R	0x0	RXA_CNT
16:8			RX FIFO Available Sample Word Counter



Offset:	0x0038		Register Name: AC_ADC_FIFOS
Bit	Read/Write	Default/Hex	Description (f)
7:4	1 1/1/2	VILLA.	ed, my my my my
3	R/W1C	0x0	RXA_INT RX FIFO Data Available Pending Interrupt 0: No Pending IRQ 1: Data Available Pending IRQ Write '1' to clear this interrupt or automatic clear if the interrupt condition fails.
2	/	/	/
1	R/W1C	0x0	RXO_INT RX FIFO Overrun Pending Interrupt 0: No Pending IRQ
Mycan	nitycan	Whytern .	1: FIFO Overrun Pending IRQ Write '1' to clear this interrupt.

Reserved

8.4.6.11 0x0040 ADC RX DATA Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0040		Register Name: AC_ADC_RXDATA
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RX_DATA RX Sample The host can get one sample by reading this register. The left channel sample data comes first and then the right channel sample.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



8.4.6.12 0x0044 ADC RX Counter Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0044		Register Name: AC_ADC_CNT
Bit	Read/Write	Default/Hex	Description
			RX_CNT
			RX Sample Counter
			The audio sample number of writing into RXFIFO. When one sample
31:0	R/W	0x0	is written by Digital Audio Engine, the RX sample counter register
31.0	11,7 **	OXO	increases by one. The RX sample counter register can be set to any
			initial valve at any time. After being updated by the initial value, the
			counter register should count from this initial value.
		63	Note: It is used for Audio/Video Synchronization.

8.4.6.13 0x004C ADC Debug Register (Default Value: 0x0000_0000)

Offset:	0x004C		Register Name: AC_ADC_DG_REG
Bit	Read/Write	Default/Hex	Description
31:26	1	1	1
			AD_SWP2
		100.	ADC output channel swap enable (for digital filter)
25	R/W	0x0	0: Disabled
			1: Enabled
			Note: ADC3 and ADC4 swap data.
			AD_SWP1
			ADC output channel swap enable (for digital filter)
24	R/W	0x0	0: Disabled
MLA _{COL}	Mycol	whycan	a: Enabled in the market market market
			Note: ADC1 and ADC2 swap data.
23:0	/	/	/

8.4.6.14 0x0050 ADC Digtial Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0050		Register Name: ADC_DIG_CTRL
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/



 S
,0

Offset	: 0x0050		Register Name: ADC_DIG_CTRL		
Bit	Read/Write	Default/Hex	Description &		
W. J.	N/S	in the	ADC3_VOL_EN WE WE WE WE		
17	R/W	0x0	ADC3 Volume Control Enable		
17	K/ VV	UXU	0: Disabled		
			1: Enabled		
			ADC1_2_VOL_EN		
16	R/W	0x0	ADC1/2 Volume Control Enable		
10	I N/ VV	UXU	0: Disabled		
			1: Enabled		
15:3	/	1	/		
		7.7	ADC_CHANNEL_EN		
			Bit 3: ADC4 enabled		
2:0	R/W	0x0	Bit 2: ADC3 enabled		
My Co	MAC	My Co	Bit 1: ADC2 enabled where		
			Bit 0: ADC1 enabled		

8.4.6.15 0x0054 VRA1 Speedup Down Control Register (Default Value: 0x0000_0000)

Offset	t: 0x0054		Register Name: VRA1SPEEDUP_DOWN_CTRL
Bit	Read/Write	Default/Hex	Description
31:5	1	1	/
1 3			VRA1SPEEDUP_DOWN_STATE
			Only if VAR1SPEEDUP_DOWN_Further_CTRL (0x310[22]) is set 0,
4	R	0x0	VAR1Speedup Down State is valid.
ANY CAN	whycal.	whycan	0: VAR1Speedup_Down does not work
			1: VAR1Speedup_Down works.
3:2	/	1	/
			VRA1SPEEDUP_DOWN_CTRL
			VAR1Speedup Down Manual Control Enable
1	R/W	0x0	0: Disabled. VAR1Speedup Down converts to 1 after the bus rst
			releases 32 ms.
			1: Enabled. VAR1Speedup Down converts to 1 immediately.



38 v



Offset: 0x0054			Register Name: VRA1SPEEDUP_DOWN_CTRL
Bit	Read/Write	Default/Hex	Description &
My.	illy	in	VRA1SPEEDUP_DOWN_RST_CTRL
			VAR1Speedup Down RST Manual Control Enable
0	R/W	0x0	0: Disabled. VAR1Speedup Down converts to 1 after the bus rst
			releases 32 ms.
			1: Enabled. VAR1Speedup Down reset 0 immediately.

8.4.6.16 0x00F0 DAC DAP Control Register (Default Value: 0x0000_0000)

Offse	t: 0x00F0		Register Name: AC_DAC_DAP_CTR
Bit	Read/Write	Default/Hex	Description
31	R/W ^{ith} kar	0x0	DDAP_EN DAP for DRC enable O: Bypassed 1: Enabled
30	1	1	1
29	R/W	0x0	DDAP_DRC_EN DRC enable control 0: Disabled 1: Enabled
28	R/W	0x0	DDAP_HPF_EN HPF enable control 0: Disabled 1: Enabled
27:0	1 Mage	1 Mean	THERE THERE THERE THERE

8.4.6.17 0x00F8 ADC DAP Control Register (Default Value: 0x0000_0000)

Offse	Offset: 0x00F8		Register Name: AC_ADC_DAP_CTR
Bit	Read/Write	Default/Hex	Description
			ADC_DAPO_EN (control the DAP of ADC1/2)
31	R/W	0.0	DAP for ADC enable
31	K/ VV	0x0	0: Bypassed
			1: Enabled
30	/	/	/



Offse	Offset: 0x00F8		Register Name: AC_ADC_DAP_CTR
Bit	Read/Write	Default/Hex	Description
all?	MA	nk3	ADC_DRCO_EN MAN MAN MAN
29	R/W	0x0	ADC DRC0 enable control
29	I IV VV	0.00	0: Disabled
			1: Enabled
			ADC_HPFO_EN
28	R/W	0x0	ADC HPF0 enable control
20	I TO VV	0.00	0: Disabled
			1: Enabled
27	R/W	0x0	ADC_DAP1_EN (control the DAP of ADC3)
	11,7 00	OAO	ADC DAP1 enable control
26	/		
Mean	231	Car.	ADC_DRC1_EN
25	R/W	0x0	ADC DRC1 enable control
25	10,00	OAO	0: Disabled
			1: Enabled
	R/W		ADC_HPF1_EN
24		0x0	ADC HPF1 enable control
			0: Disabled
\boldsymbol{A}			1: Enabled
23:0	/	1	1

8.4.6.18 0x0100 DAC DRC High HPF Coef Register (Default Value: 0x0000_00FF)

Offset:	0x0100	"MyColl"	Register Name: AC_DAC_DRC_HHPFC
Bit	Read/Write	Default/Hex	Description
31:11	/	1	/
10:0	R/W	0xFF	HPF coefficient setting and the data is 3.24 format.

8.4.6.19 0x0104 DAC DRC Low HPF Coef Register (Default Value: 0x0000_FAC1)

Offset: 0x0104			Register Name: AC_DAC_DRC_LHPFC
Bit Read/Write Default/Hex		Default/Hex	Description
31:16	/	/	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x0104			Register Name: AC_DAC_DRC_LHPFC				
Bit	Read/Write	Default/Hex	Description	ral.	163.	783.	.c.3l.
15:0	R/W	0xFAC1	HPF coefficient settir	ng and the da	ata is 3.24 for	mat.	MA

8.4.6.20 0x0108 DAC DRC Control Register (Default Value: 0x0000_0080)

Offset:	0x0108		Register Name: AC_DAC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	
15	R NA Carl	0x0	DRC delay buffer data output state when The DRC delay function is enabled and the DRC function is disabled. After disabling the DRC function and this bit goes to 0, write the DRC delay function bit to 0. O: Not completed 1: Completed
14:10	1	1	1
			Signal delay time setting 6'h00: (8x1) fs 6'h01: (8x2) fs 6'h02: (8x3) fs
13:8	R/W	0x0	6'h2e: (8*47) fs 6'h2f: (8*48) fs 6'h30 6'h3f: (8*48) fs
all Sale	white of	Millest Mri	Delay time = 8*(n + 1) fs, n<6'h30; When the delay function is disabled, the signal delay time is unused.
7	R/W	0x1	DAC_DRC_DELAY_BUF_EN The delay buffer use or not when the DRC is disabled and the DRC buffer data output completely. O: Do not use the buffer. 1: Use the buffer.
6	R/W	0x0	DAC_DRC_GAIN_MAX_LIMIT_EN DRC gain max limit enable 0: Disabled 1: Enabled

MHYC8F

:Mcsl

W.



Offset	:: 0x0108		Register Name: AC_DAC_DRC_CTRL
Bit	Read/Write	Default/Hex	Description & &
My.	MAR	My M	DAC_DRE_GAIN_MIN_LIMIT_EN
5	R/W	0x0	DRC gain min limit enable When this function is enabled, it will overwrite the noise detect function. 0: Disabled 1: Enabled
4	R/W	0x0	DAC_DRC_DETECT_NOISE_EN Control the DRC to detect noise when ET is enabled. 0: Disabled 1: Enabled
an year	,interi	inter in	DAC_DRC_SIGNAL_FUNC_SEL Signal function select 0: RMS filter 1: Peak filter
3	R/W	0x0	When the signal function selects the Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT, AC_DRC_LRMSLAT, AC_DRC_LRMSHAT, AC_DRC_LRMSLAT) When the signal function selects the RMS filter, the Peak filter
			parameter is unused. (AC_DRC_LPFHAT, AC_DRC_LPFLAT, AC_DRC_RPFHAT, AC_DRC_LPFHRT, AC_DRC_LPFHRT, and AC_DRC_RPFLRT)
			DAC_DRC_DELAY_FUNC_EN
			Delay function enable
2	R/W	0x0	0: Disabled
0			1: Enabled
Mary Car	"WACS!	athlest whi	When the bit is disabled, the signal delay time is unused.
			DAC_DRC_LT_EN
	D/M	00	DRC LT enable
1	R/W	0x0	0: Disabled 1: Enabled
			When the bit is disabled, KI and OPL parameter is unused.
			DAC_DRC_ET_EN
			DRC ET enable
0	R/W	0x0	0: Disabled
	.,		1: Enabled
			When the bit is disabled, Ke and OPE parameter is unused.
L	1	1	· ·

WHAC.

104CSL

11.

2 .



8.4.6.21 0x010C DAC DRC Left Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset:	0x010C	Why Coli	Register Name: AC_DAC_DRC_LPFHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	1	1
10:0	R/W	0x000B	DAC_DRC_LPFHAT The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)

8.4.6.22 0x0110 DAC DRC Left Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset: 0x0110			Register Name: AC_DAC_DRC_LPFLAT
Bit	Read/Write	Default/Hex	Description of Market Market Market
31:16	1 4.	1	4, 4, 4, 4,
			DAC_DRC_LPFLAT
15:0	R/W	0x77BF	The left peak filter attack time parameter setting, which is determined by the equation that $AT = 1-exp(-2.2Ts/ta)$. The format is 3.24. (The default value is 1 ms)

8.4.6.23 0x0114 DAC DRC Right Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset:	0x0114		Register Name: AC_DAC_DRC_RPFHAT
Bit	Read/Write	Default/Hex	Description
31:16	1 1585	1 1085	
W.	Mes	My A	DAC_DRC_RPFHAT
15:0	R/W	ОхВ	The right peak filter attack time parameter setting, which is
15.0	1,4		determined by the equation that AT = 1-exp (-2.2Ts/ta). The format
			is 3.24. (The default value is 1 ms)

8.4.6.24 0x0118 DAC DRC Left Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset: 0x0118			Register Name: AC_DAC_DRC_RPFLAT
Bit Read/Write Default/Hex		Default/Hex	Description
31:16	/	/	/



Offset: 0x0118			Register Name: AC_DAC_DRC_RPFLAT
Bit	Read/Write	Default/Hex	Description & S
all'A	ing	illy "	DAC_DRC_RPFLAT
15:0	R/W	0x77BF	The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format
			is 3.24. (The default value is 1 ms)

8.4.6.25 0x011C DAC DRC Left Peak Filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x011C			Register Name: AC_DAC_DRC_LPFHRT
Bit	Read/Write	Default/Hex	Description
31:11	/		
10:0	R/W	0x00FF	DAC_DRC_LPFHRT The left peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)

8.4.6.26 0x0120 DAC DRC Left Peak Filter Low Release Time Coef Register (Default Value: 0x0000_E1F8)

Offset: 0x0120			Register Name: AC_DAC_DRC_LPFLRT
Bit	Read/Write	Default/Hex	Description
31:16	1	1	1
15:0	R/W	OxE1F8	DAC_DRC_LPFLRT The left peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)

8.4.6.27 0x0124 DAC DRC Right Peak Filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x0124			Register Name: AC_DAC_DRC_RPFHRT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/



Offset: 0x0124			Register Name: AC_D	AC_DRC	_RPFHRT		
Bit	Read/Write	Default/Hex	Description	782	Jess.	78.2	23
all'A	ing	illy "	DAC_DRC_RPFHRT	MA	ne de la companya de	ing	iki
15:0	R/W	0xFF	The right peak filter determined by the eq is 3.24. (The default value)	uation tl	hat RT = exp (-		

8.4.6.28 0x0128 DAC DRC Right Peak filter Low Release Time Coef Register(Default Value: 0x0000_E1F8)

Offset: 0x0128			Register Name: AC_DAC_DRC_RPFLRT
Bit	Read/Write	Default/Hex	Description
31:16	/		
15:0	R/W	0xE1F8	DAC_DRC_RPFLRT The right peak filter release time parameter setting, which is determined by the equation that AT = exp(-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)

8.4.6.29 0x012C DAC DRC Left RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset: 0x012C			Register Name: AC_DAC_DRC_LRMSHAT		
Bit	Read/Write	Default/Hex	Description		
31:11	1	1	1		
10:0	R/W	0x0001	DAC_DRC_LRMSHAT The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)		

8.4.6.30 0x0130 DAC DRC Left RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset:	Offset: 0x0130		Register Name: AC_DAC_DRC_LRMSLAT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

1/6%



Offset: 0x0130			Register Name: AC_D	OAC_DRC_	LRMSLAT		
Bit	Read/Write	Default/Hex	Description	183.	.cal	Jes.	183
W. J.	ins	illy "	DAC_DRC_LRMSLAT	in	in	in	in
15:0	R/W	0x2BAF	The left RMS filter	average t	ime paramete	r setting,	which is
13.0	1,711	OXED7 II	determined by the e	equation t	that AT = 1-ex	p (-2.2Ts/t	tav). The
			format is 3.24. (The d	efault valu	ie is 10 ms)		

8.4.6.31 0x0134 DAC DRC Right RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset: 0x0134			Register Name: AC_DAC_DRC_RRMSHAT
Bit	Read/Write	Default/Hex	Description
31:16	/		
15:0	R/W	0x2BAF	DAC_DRC_RRMSHAT The right RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)

8.4.6.32 0x0138 DAC DRC Right RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset: 0x0138			Register Name: AC_DAC_DRC_RRMSLAT		
Bit	Read/Write	Default/Hex	Description		
31:16	/	1	/		
			DAC_DRC_RRMSLAT		
15:0	R/W	0x2BAF	The right RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)		

8.4.6.33 0x013C DAC DRC Compressor Theshold High Setting Register (Default Value: 0x0000_06A4)

Offset:	Offset: 0x013C		Register Name: AC_DAC_DRC_HCT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/





Offset	:: 0x013C		Register Name: AC_	_DAC_DRC_H	НСТ		
Bit	Read/Write	Default/Hex	Description	Ta ₃ .	To.	Jes.	183.
Med and a second	il di	in the	DAC_DRC_HCT	M	l'ili	M	KH
15:0	R/W	0x06A4	The compressor th that CTin = -CT/6.02		_		•
			40 dB)				

8.4.6.34 0x0140 DAC DRC Compressor Slope High Setting Register (Default Value: 0x0000_D3C0)

Offset: 0x0140			Register Name: AC_DAC_DRC_LCT	
Bit	Read/Write	Default/Hex	Description	
31:16	/			
15:0	R/W	0xD3C0	DAC_DRC_LCT The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is -40 dB)	

8.4.6.35 0x0144 DAC DRC Compressor Slope High Setting Register (Default Value: 0x0000_0080)

Offset: 0x0144			Register Name: AC_DAC_DRC_HKC	
Bit	Read/Write	Default/Hex	Description	
31:16	1	1	1	
15:0	R/W	0x0080	DAC_DRC_HKC The slope of the compressor, which is determined by the equation that Kc = 1/R, R is the ratio of the compressor, which is always an integer. The format is 8.24. (The default value is 2:1)	

8.4.6.36 0x0148 DAC DRC Compressor Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0148			Register Name: AC_DAC_DRC_LKC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

Mest

MYCST



Offset: 0x0148			Register Name: AC	_DAC_DRC_L	KC		
Bit	Read/Write	Default/Hex	Description	Jess.	782.	782.	183
Mes all	My	My 1	DAC_DRC_LKC	Mes	MA	MA	My
15:0	R/W	0x0000	The slope of the compressor, which is determined by the equation				
15.0	11,700		that Kc = 1/R. R is t	he ratio of th	e compresso	or, which is a	lways an
			integer. The format	is 8.24. (The	default valu	e is 2:1)	

8.4.6.37 0x014C DAC DRC Compressor High Output at Compressor Threshold Register (Default Value: 0x0000_F95B)

Offset: 0x014C			Register Name: AC_DAC_DRC_HOPC
Bit	Read/Write	Default/Hex	Description
31:16	/		
15:0	R/W	0xF95B	DAC_DRC_HOPC The output of the compressor, which is determined by the equation -OPC/6.0206. The format is 8.24 (The default value is -40 dB)

8.4.6.38 0x0150 DAC DRC Compressor Low Output at Compressor Threshold Register (Default Value: 0x0000_2C3F)

Offset: 0x0150			Register Name: AC_DAC_DRC_LOPC
Bit	Read/Write	Default/Hex	Description
31:16	1	1	1
15:0	R/W	0x2C3F	DAC_DRC_LOPC The output of the compressor, which is determined by the equation OPC/6.0206. The format is 8.24. (The default value is -40 dB)

8.4.6.39 0x0154 DAC DRC Limiter Theshold High Setting Register (Default Value: 0x0000_01A9)

Offset: 0x0154			Register Name: AC_DAC_DRC_HLT
Bit	Read/Write	Default/Hex	Description
31:16	1	/	/
			DAC_DRC_HLT
15:0	R/W	0x01A9	The limiter threshold setting, which is set by the equation that LTin
15:0	R/W	0x01A9	



8.4.6.40 0x0158 DAC DRC Limiter The shold Low Setting Register (Default Value: 0x0000_34F0)



Offset:	0x0158		Register Name: AC_DAC_DRC_LLT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
			DAC_DRC_LLT
15:0	R/W	0x34F0	The limiter threshold setting, which is set by the equation that LTin
			= -LT/6.0206. The format is 8.24. (The default value is -10 dB)

8.4.6.41 0x015C DAC DRC Limiter Slope High Setting Register (Default Value: 0x0000_0005)

Offset:	0x015¢	- Joseph	Register Name: AC_DAC_DRC_HKI
Bit	Read/Write	Default/Hex	Description
31:16	1	1	/
15:0	R/W	0x0005	DAC_DRC_HKI The slope of the limiter which is determined by the equation that KI = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is <50:1>)

8.4.6.42 0x0160 DAC DRC Limiter Slope Low Setting Register (Default Value: 0x0000_1EB8)

Offset:	0x0160		Register Name: AC_DAC_DRC_LKI
Bit	Read/Write	Default/Hex	Description
31:16	1 mg	WILL	the may may may may may
15:0	R/W	0x1EB8	DAC_DRC_LKI The slope of the limiter, which is determined by the equation that KI = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is <50:1>)



8.4.6.43 0x0164 DAC DRC Limiter High Output at Limiter Threshold Register (Default Value: 0x0000_FBD8)

Offset:	0x0164	why can	Register Name: AC_DAC_DRC_HOPL
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
			DAC_DRC_HOPL
15:0	R/W	0xFBD8	The output of the limiter, which is determined by equation
			OPT/6.0206. The format is 8.24. (The default value is -25 dB)

8.4.6.44 0x0168 DAC DRC Limiter Low Output at Limiter Threshold Register (Default Value: 0x0000_FBA7)

Offset: 0x0168			Register Name: AC_DAC_DRC_LOPL
Bit	Read/Write	Default/Hex	Description
31:16	1 who see	/ Wilde	AST WHEN WHEN WHEN WHEN
			DAC_DRC_LOPL
15:0	R/W	0xFBA7	The output of the limiter, which is determined by equation
			OPT/6.0206. The format is 8.24. (The default value is -25 dB)

8.4.6.45 0x016C DAC DRC Expander Theshold High Setting Register (Default Value: 0x0000_0BA0)

Offset: 0x016C			Register Name: AC_DAC_DRC_HET
Bit	Read/Write	Default/Hex	Description
31:16	/	/	
15:0	R/W/ ^S	0x0BA0	DAC_DRC_HET The expander threshold setting, which is set by the equation that ETin = -ET/6.0206. The format is 8.24. (The default value is -70 dB)

8.4.6.46 0x0170 DAC DRC Expander Theshold Low Setting Register (Default Value: 0x0000_7291)

Offset:	Offset: 0x0170		Register Name: AC_DAC_DRC_LET
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
			DAC_DRC_LET
15:0	R/W	0x7291	The expander threshold setting, which is set by the equation that
			ETin = -ET/6.0206. The format is 8.24. (The default value is -70 dB)



8.4.6.47 0x0174 DAC DRC Expander Slope High Setting Register (Default Value: 0x0000_0500)

Offset: 0x0174			Register Name: AC_DAC_DRC_HKE
Bit	Read/Write	Default/Hex	Description
31:14	1	1	1
13:0	R/W	0x0500	DAC_DRC_HKE The slope of the expander, which is determined by the equation that Ke = 1/R. R is the ratio of the expander, which is always an integer and the ke must larger than 50. The format is 8.24. (The default value is <1:5>)

8:4.6.48 0x0178 DAC DRC Expander Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0178			Register Name: AC_DAC_DRC_LKE		
Bit	Read/Write	Default/Hex	Description		
31:16	1	1	/		
15:0	R/W	0x0000	DAC_DRC_LKE The slope of the expander, which is determined by the equation that Ke = 1/R. R is the ratio of the expander, which is always an integer and the ke must larger than 50. The format is 8.24. (The default value is <1:5>)		

8.4.6.49 0x017C DAC DRC Expander High Output at Expander Threshold Register (Default Value: 0x0000_F45F)

Offset:	0x017C	ij,	Register Name: AC_DAC_DRC_HOPE
Bit	Read/Write	Default/Hex	Description
31:16	1	/	/
			DAC_DRC_HOPE
15:0	R/W	0xF45F	The output of the expander, which is determined by equation OPE/6.0206. The format is 8.24. (The default value is -70 dB)

MYC



8.4.6.50 0x0180 DAC DRC Expander Low Output at Expander Threshold Register (Default Value: 0x0000_8D6E)

Offset:	Offset: 0x0180		Register Name: AC_DAC_DRC_LOPE
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
			DAC_DRC_LOPE
15:0	R/W	0x8D6E	The output of the expander which is determined by equation
			OPE/6.0206. The format is 8.24. (The default value is -70 dB)

8.4.6.51 0x0184 DAC DRC Linear Slope High Setting Register (Default Value: 0x0000_0100)

Offset:	0x0184	7	Register Name: AC_DAC_DRC_HKN			
Bit	Read/Write	Default/Hex	Description			
31:16	1,4581	Milde	Ket Wheel	MYCER	whycan	"Which "Which
	R/W	0x0100	DAC_DRC_HKN			
15:0			The slope of the linear, which is determined by the equation that			
15.0			Kn = 1/R. R is the ratio of the linear, which is always an integer. The			
			format is 8.24. (The	default valu	e is <1:1>)	

8.4.6.52 0x0188 DAC DRC Linear Slope Low Setting Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0188		Register Name: AC_DAC_DRC_LKN
Bit	Read/Write	Default/Hex	Description
31:16	/	1	1
15:0	nyest R/W	0x0000	The slope of the linear, which is determined by the equation that Kn = 1/R. R is the ratio of the linear, which is always an integer. The format is 8.24. (The default value is <1:1>)

8.4.6.53 0x018C DAC DRC Smooth Filter Gain High Attack Time Coef Register (Default Value: 0x0000_0002)

Offset:	Offset: 0x018C		Register Name: AC_DAC_DRC_SFHAT
Bit	Bit Read/Write Default/Hex		Description
31:11	/	/	/



Offset: 0x018C			Register Name: AC_DAC_DRC_SFHAT				
Bit	Read/Write	Default/Hex	Description	783.	183.	782.	Tes.
W. J.	ing	illy "	DAC_DRC_SFHAT	MA	rich	MA	in
10:0	R/W	0x0002	The smooth filter determined by the e is 3.24. (The default	quation that A	T = 1-exp (-2		

8.4.6.54 0x0190 DAC DRC Smooth Filter Gain Low Attack Time Coef Register (Default Value: 0x0000_5600)

Offset: 0x0190			Register Name: AC_DAC_DRC_SFLAT		
Bit	Read/Write	Default/Hex	Description		
31:16	/				
15:0	R/W	0x5600	DAC_DRC_SFLAT The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 5 ms)		

8.4.6.55 0x0194 DAC DRC Smooth Filter Gain High Release Time Coef Register (Default Value: 0x0000_0000)

Offset: 0x0194			Register Name: AC_DAC_DRC_SFHRT		
Bit	Read/Write	Default/Hex	Description		
31:11	1	1	1		
10:0	R/W	0x0000	DAC_DRC_SFHRT The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 200 ms)		

8.4.6.56 0x0198 DAC DRC Smooth Filter Gain Low Release Time Coef Register (Default Value: 0x0000_0F04)

Offset:	Offset: 0x0198		Register Name: AC_DAC_DRC_SFLRT
Bit	Bit Read/Write Default/Hex		Description
31:16	/	/	/





Offset: 0x0198			Register Name: AC_DAC_DRC_SFLRT				
Bit	Read/Write	Default/Hex	Description	Tess.	782.	782.	(S)
all?	My	My 1	DAC_DRC_SFLRT	My	My	My	Med
15:0	R/W	0x0F04	The gain smooth fil determined by the e		•		
			is 3.24. (The default	value is 200	ms)		

8.4.6.57 0x019C DAC DRC MAX Gain High Setting Register (Default Value: 0x0000_FE56)

Offset: 0x019C			Register Name: AC_DAC_DRC_MXGHS		
Bit	Read/Write	Default/Hex	Description		
31:16	1				
15:0	R/W	0xFE56	DAC_DRC_MXGHS The max gain setting, which is determined by equation MXG _{in} =MXG/6.0206. The format is 8.24 and must -20 dB < MXG < 30 dB (The default value is -10 dB)		

8.4.6.58 0x01A0 DAC DRC MAX Gain Low Setting Register (Default Value: 0x0000_CB0F)

Offset: 0x01A0			Register Name: AC_DAC_DRC_MXGLS		
Bit	Read/Write	Default/Hex	Description		
31:16	1	1	1		
15:0	R/W	0xCB0F	DAC_DRC_MXGLS The max gain setting, which is determined by equation MXG _{in} =MXG/6.0206. The format is 8.24 and must -20 dB < MXG < 30 dB (The default value is -10 dB)		

8.4.6.59 0x01A4 DAC DRC MIN Gain High Setting Register (Default Value: 0x0000_F95B)

Offset: 0x01A4			Register Name: AC_DAC_DRC_MNGHS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

WACSU.

MYCS



Mesu				
Mesi				0
M			c	9,
	>	2	Z	_

Offset: 0x01A4			Register Name: AC_DAC_DRC_MNGHS			
Bit	Read/Write	Default/Hex	Description			
My.	My	My 1	DAC_DRC_MNGHS WE			
15:0	R/W	0xF95B	The min gain setting, which is determined by equation $MXG_{in}=MXG/6.0206$. The format is 8.24 and must -60 dB \leq MNG \leq			
			-40 dB (The default value is -40 dB)			

8.4.6.60 0x01A8 DAC DRC MIN Gain Low Setting Register (Default Value: 0x0000_2C3F)

Offset:	Offset: 0x01A8		Register Name: AC_DAC_DRC_MNGLS
Bit Read/Write Default/Hex			Description
31:16	/		
15:0	R/W	0x2C3F	DAC_DRC_MNGLS The min gain setting, which is determined by equation $MXG_{in}=MNG/6.0206$. The format is 8.24 and must -60 dB \leq MNG \leq -40 dB (The default value is -40 dB)

8.4.6.61 0x01AC DAC DRC Expander Smooth Time High Coef Register (Default Value: 0x0000_0000)

Offset: 0x01AC			Register Name: AC_DAC_DRC_EPSHC		
Bit	Read/Write	Default/Hex	Description		
31:11	1	1	1		
10:0	R/W	0x0000	DAC_DRC_EPSHC The gain smooth filter release and attack time parameter setting in expander region, which are determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)		

8.4.6.62 0x01B0 DAC DRC Expander Smooth Time Low Coef Register (Default Value: 0x0000_640C)

Offset:	Offset: 0x01B0		Register Name: AC_DAC_DRC_EPSLC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/



Offset: 0x01B0			Register Name: AC	_DAC_DRC_E	PSLC		
Bit	Read/Write	Default/Hex	Description	782.	182	182	182
Med a	ing	ill's	DAC_DRC_EPSLC	rilly.	ing	rilly.	MA
15:0	R/W	0x640C	The gain smooth filter release and attack time parameter setting				
13.0		000400	in expander region,	which are de	termined by	the equation	n that RT
			= 1-exp (-2.2Ts/tr).	The format is	3.24. (The d	efault value i	s 30 ms)

8.4.6.63 0x01B8 DAC DRC HPF Gain High Coef Register (Default Value: 0x0000_0100)

Offset: 0x01B8			Register Name: AC_DAC_DRC_HPFHGAIN
Bit	Read/Write	Default/Hex	Description
31:11	1		
10:0	R/Wicer	0x100	DAC_DRC_HPFHGAIN The gain of HPF coefficient. The format is 3.24. (gain = 1)

8.4.6.64 0x01BC DAC DRC HPF Gain Low Coef Register (Default Value: 0x0000_0000)

Offset: 0x01BC			Register Name: AC_DAC_DRC_HPFLGAIN
Bit	Read/Write Default/Hex		Description
31:16	1	1	
15:0	R/W	0x0000	DAC_DRC_HPFLGAIN
15.0	N/ VV	0x0000	The gain of HPF coefficient. The format is 3.24. (gain = 1)

8.4.6.65 0x0200 ADC DRC High HPF Coef Register (Default Value: 0x0000_00FF)

Offset: 0x0200			Register Name: AC_ADC_DRC_HHPFC
Bit	Read/Write Default/Hex		Description
31:11	/	/	/
10:0	D /\A/	OVEC	ADC_DRC_HHPFC
10:0 R/W 0xFF	HPF coefficient setting and the data is 3.24 format.		



8.4.6.66 0x0204 ADC DRC Low HPF Coef Register (Default Value: 0x0000_FAC1)

Offset:	Offset: 0x0204		Register Name: AC_ADC_DRC_LHPFC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
15:0	R/W	0xFAC1	HPF coefficient setting and the data is 3.24 format.

8.4.6.67 0x0208 ADC DRC Control Register (Default Value: 0x0000_0080)

Offset: 0x0208			Register Name: AC_ADC_DRC_CTRL			
Bit	Read/Write	Default/Hex	Description			
31:16	1	1	7			
15	nthecari R	0x0	ADC_DRC_DELAY_BUF_OUTPUT_STATE DRC delay buffer data output state when The DRC delay function is enabled and the DRC function is disabled. After disabled DRC function and this bit goes to 0, the user should write the DRC delay function bit to 0.			
		4	0: Not completed			
-			1: Completed			
14:10	1	/				
13:8	R/Wy ^{del}	OxO	ADC_DRC_SIGNAL_DELAY_TIME_SET Signal delay time setting 6'h00: (8x1) fs 6'h01: (8x2) fs 6'h02: (8x3) fs			
			When the delay function is disabled, the signal delay time is unused.			
			ADC_DRC_DELAY_BUF_EN			
7	R/W	0x1	The delay buffer use or not when the DRC is disabled and the DRC buffer data output completely.			
			0: Do not use the buffer			
			1: Use the buffer			



Offset	Offset: 0x0208		Register Name: AC_ADC_DRC_CTRL				
Bit	Read/Write	Default/Hex	Description & S				
6	R/W	0x0	ADC_DRC_GAIN_MAX_tiMIT_EN DRC gain max limit enable 0: Disabled 1: Enabled				
5	R/W	0x0	ADC_DRC_GAIN_MIN_LIMIT_EN DRC gain min limit enable When this fuction is enabled, it will overwrite the noise detect function. 0: Disabled 1: Enabled				
4 an	R/W _{Let} r	0x0	ADC_DRC_DETECT_NOISE_EN Control the DRC to detect noise when ET is enabled O: Disabled with the property of				
3	R/W	0×0	ADC_DRC_SIGNAL_FUNC_SEL Signal function select 0: RMS filter 1: Peak filter When the signal function selects the Peak filter, the RMS parameter is unused. (AC_DRC_LRMSHAT, AC_DRC_LRMSLAT, AC_DRC_LRMSHAT, and AC_DRC_LRMSLAT) When the signal function selects the RMS filter, the Peak filter parameter is unused. (AC_DRC_LPFHAT, AC_DRC_LPFLAT, AC_DRC_RPFHAT, AC_DRC_LPFHAT, AC_DRC_LPFHAT, AC_DRC_LPFHAT, AC_DRC_LPFHRT, AC_DRC_LPFLAT, AC_DR				
all Pope	MACSI	whylesh	ADC_DRC_DELAY_FUNC_EN INCOME IN THE SECOND I				
2	R/W	0x0	0: Disabled 1: Enabled When the bit is disabled, the signal delay time is unused.				
1	R/W	0x0	ADC_DRC_LT_EN DRC LT enable 0: Disabled 1: Enabled When the bit is disabled, KI and OPL parameter is unused.				

"WACSU

:Mcsil



Offset: 0x0208			Register Name: AC_ADC_DRC_CTRL				
Bit	Read/Write	Default/Hex	Description	.car	TB3.	183.	183
M. S.	The Wife	in in	ADC_DRC_ET_EN	M	l'ili	in	My
			DRC ET enable				
0	R/W	0x0	0: Disabled				
			1: Enabled	1			
			When the bit is disa	bled, Ke and	OPE parame	ter is unused.	

8.4.6.68 0x020C ADC DRC Left Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset:	0x020C		Register Name: AC_ADC_DRC_LPFHAT
Bit	Read/Write	Default/Hex	Description
31:11	1	1 m	
NY STAN	nitive	NIN NIN	ADC_DRC_LPFHAT with with with white
10:0	R/W	0x000B	The left peak filter attack time parameter setting, which is
10.0	OXOGOD OXOGOD		determined by the equation that $AT = 1$ -exp (-2.2Ts/ta). The format
			is 3.24. (The default value is 1 ms)

8.4.6.69 0x0210 ADC DRC Left Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset:	0x0210		Register Name: AC_ADC_DRC_LPFLAT		
Bit	Read/Write	Default/Hex	Description		
31:16	1	/			
) 15:0	R/W	Ox77BF ₃	ADC_DRC_LPFLAT The left peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)		

8.4.6.70 0x0214 ADC DRC Right Peak Filter High Attack Time Coef Register (Default Value: 0x0000_000B)

Offset:	Offset: 0x0214		Register Name: AC_ADC_DRC_RPFHAT
Bit	Bit Read/Write Default/Hex		Description
31:16	/	/	/





Offset	: 0x0214		Register Name: AC_ADC_DRC_RPFHAT				
Bit	Read/Write	Default/Hex	Description	1831	782.	762	Jess,
N. S.	ing	illy "	ADC_DRC_RPFHAT	MA	NA STAN	MA	iks
15:0	R/W	0x000B	The right peak filter determined by the equ is 3.24. (The default va	ation that A	AT = 1-exp (-2		

8.4.6.71 0x0218 ADC DRC Right Peak Filter Low Attack Time Coef Register (Default Value: 0x0000_77BF)

Offset:	0x0218		Register Name: AC_ADC_DRC_RPFLAT
Bit Read/Write Default/Hex			Description
31:16	/		
15:0	R/W	Ox77BF	ADC_DRC_RPFLAT The right peak filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/ta). The format is 3.24. (The default value is 1 ms)

8.4.6.72 0x021C ADC DRC Left Peak Filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x021C			Register Name: AC_ADC_DRC_LPFHRT
Bit	Read/Write	Default/Hex	Description
31:11	1	1	/
10:0	R/W	0x00FF	ADC_DRC_LPFHRT The left peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)

8.4.6.73 0x0220 ADC DRC Left Peak Filter Low Release Time Coef Register (Default Value: 0x0000_E1F8)

Offset:	Offset: 0x0220		Register Name: AC_ADC_DRC_LPFLRT
Bit	Bit Read/Write Default/Hex		Description
31:16	/	/	/

is



Offse	t: 0x0220		Register Name: AC_	ADC_DRO	_LPFLRT		
Bit	Read/Write	Default/Hex	Description	The same	, cal	.car	
My.	M	in	ADC_DRC_LPFLRT	My	illy	No.	Why
15:0	5:0 R/W	0xE1F8	The left peak filte	r release	time paramet	er setting,	which i
15.0	17,00	OXLITO	determined by the	equation	that RT = exp (-	2.2Ts/tr). Th	ne forma
			is 3.24. (The default	value is 1	.00 ms)		

8.4.6.74 0x0224 ADC DRC Right Peak Filter High Release Time Coef Register (Default Value: 0x0000_00FF)

Offset: 0x0224			Register Name: AC_ADC_DRC_RPFHRT		
Bit	Read/Write	Default/Hex	Description		
31:16	/				
15:0	R/W	0x00FF	ADC_DRC_RPFHRT The right peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)		

8.4.6.75 0x0228 ADC DRC Right Peak Filter Low Release Time Coef Register (Default Value: 0x0000_E1F8)

Offset: 0x0228			Register Name: AC_ADC_DRC_RPFLRT
Bit Read/Write Default/Hex		Default/Hex	Description
31:16	1	1	1
15:0	R/W	0xE1F8	ADC_DRC_RPFLRT The right peak filter release time parameter setting, which is determined by the equation that RT = exp (-2.2Ts/tr). The format is 3.24. (The default value is 100 ms)

8.4.6.76 0x022C ADC DRC Left RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset	Offset: 0x022C		Register Name: AC_ADC_DRC_LRMSHAT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	/

,08



Offset: 0x022C		Register Name: AC_ADC	_DRC_LRMSH	AT		
Bit	Read/Write	Default/Hex	Description		al cal	Jes.
W. J.	in	ing,	ADC_DRC_LRMSHAT	les the	JIT STATE OF THE S	in
10:0	R/W	0x0001	The left RMS filter ave			
			format is 3.24. (The defa	ult value is 10	ms)	

8.4.6.77 0x0230 ADC DRC Left RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset: 0x0230			Register Name: AC_ADC_DRC_LRMSLAT
Bit	Read/Write	Default/Hex	Description
31:16	/		1
15:0	R/W	0x2BAF	ADC_DRC_LRMSLAT The left RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)

8.4.6.78 0x0234 ADC DRC Right RMS Filter High Coef Register (Default Value: 0x0000_0001)

Offset: 0x0234			Register Name: AC_ADC_DRC_RRMSHAT		
Bit	Read/Write	Default/Hex	Description		
31:11	1	1	1		
10:0	R/W	0x0001	ADC_DRC_RRMSHAT The right RMS filter average time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tav). The format is 3.24. (The default value is 10 ms)		

8.4.6.79 0x0238 ADC DRC Right RMS Filter Low Coef Register (Default Value: 0x0000_2BAF)

Offset:	Offset: 0x0238		Register Name: AC_ADC_DRC_RRMSLAT
Bit	Bit Read/Write Default/Hex		Description
31:16	/	/	/





Offset: 0x0238			Register Name: AC_ADC_DRC_RRMSLAT
Bit	Read/Write	Default/Hex	Description &
all'A	ing	illy "	ADC_DRC_RRMSLAT with with with with
15:0	R/W	0x2BAF	The right RMS filter average time parameter setting, which is determined by the equation that $AT = 1-exp$ (-2.2Ts/tav). The
			format is 3.24. (The default value is 10 ms)

8.4.6.80 0x023C ADC DRC Compressor Theshold High Setting Register (Default Value: 0x0000_06A4)

Offset: 0x023C			Register Name: AC_ADC_DRC_HCT
Bit	Read/Write	Default/Hex	Description
31:16	/		
15:0	R/W	0x06A4	ADC_DRC_HCT The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is -40 dB)

8.4.6.81 0x0240 ADC DRC Compressor Slope High Setting Register (Default Value: 0x0000_D3C0)

Offset: 0x0240			Register Name: AC_ADC_DRC_LCT	
Bit	Read/Write	Default/Hex	Description	
31:16	1	1	1	
15:0	R/W	0xD3C0	ADC_DRC_LCT The compressor threshold setting, which is set by the equation that CTin = -CT/6.0206. The format is 8.24. (The default value is 40 dB)	

8.4.6.82 0x0244 ADC DRC Compressor Slope High Setting Register (Default Value: 0x0000_0080)

Offset:	Offset: 0x0244		Register Name: AC_ADC_DRC_HKC
Bit	Bit Read/Write Default/Hex		Description
31:16	/	/	/



Offset: 0x0244			Register Name: AC_	ADC_DRC_H	IKC		
Bit	Read/Write	Default/Hex	Description	TB3.	.car	cal	Tiss.
AN A	New York	all y	ADC_DRC_HKC	in	il die	ili	KH
15:0	R/W	0x0080	The slope of the con that Kc = 1/R. R is th	•			•
			integer. The format				ways an

8.4.6.83 0x0248 ADC DRC Compressor Slope Low Setting Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0248		Register Name: AC_ADC_DRC_LKC
Bit Read/Write Default/Hex		Default/Hex	Description
31:16	/		
15:0	R/W	9x0000	ADC_DRC_LKC The slope of the compressor, which is determined by the equation that Kc = 1/R. R is the ratio of the compressor, which is always an integer. The format is 8.24. (The default value is <2:1>)

8.4.6.84 0x024C ADC DRC Compressor High Output at Compressor Threshold Register (Default Value: 0x0000_F95B)

Offset: 0x024C			Register Name: AC_ADC_DRC_HOPC		
Bit	Read/Write	Default/Hex	Description		
31:16	1	1	1		
15:0	R/W	0xF95B	ADC_DRC_HOPC The output of the compressor, which is determined by the equation -OPC/6.0206. The format is 8.24. (The default value is -40 dB)		

8.4.6.85 0x0250 ADC DRC Compressor Low Output at Compressor Threshold Register (Default Value: 0x0000_2C3F)

Offset: 0x0250			Register Name: AC_ADC_DRC_LOPC
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/

MYCO

MYCE



Offset: 0x0250			Register Name: AC_ADC_DRC_LOPC				
Bit	Read/Write	Default/Hex	Description	787.	The same	782.	S. S
Med.	ins	illy "	ADC_DRC_LOPC	ing	MA	MA	Media
15:0	R/W	0x2C3F	equation OPC/6.	the compressor, 0206. The format			•
			dB)				

8.4.6.86 0x0254 ADC DRC Limiter Theshold High Setting Register (Default Value: 0x0000_01A9)

Offset: 0x0254			Register Name: AC_ADC_DRC_HLT	
Bit	Read/Write	Default/Hex	Description	
31:16	/			
15:0	R/W ^S C ^{SI}	0x01A9	ADC_DRC_HLT The limiter threshold setting, which is set by the equation that LTin = -LT/6.0206. The format is 8.24. (The default value is -10 dB)	

8.4.6.87 0x0258 ADC DRC Limiter Theshold Low Setting Register (Default Value: 0x0000_34F0)

Offset: 0x0258			Register Name: AC_ADC_DRC_LLT
Bit	Read/Write Default/Hex		Description
31:16	/	1	1
			ADC_DRC_LLT
15:0	R/W	0x34F0	The limiter threshold setting, which is set by the equation that LTin
			= -LT/6.0206. The format is 8.24. (The default value is -10 dB)

8.4.6.88 0x025C ADC DRC Limiter Slope High Setting Register (Default Value: 0x0000_0005)

Offset: 0x025C			Register Name: AC_ADC_DRC_HKI
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
13:0	R/W	0x0005	ADC_DRC_HKI The slope of the limiter, which is determined by the equation that KI = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is <50:1>)



8.4.6.89 0x0260 ADC DRC Limiter Slope Low Setting Register (Default Value: 0x0000_1EB8)

Offset:	Offset: 0x0260		Register Name: AC_ADC_DRC_LKI
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
15:0	R/W	0x1EB8	ADC_DRC_LKI The slope of the limiter, which is determined by the equation that KI = 1/R. R is the ratio of the limiter, which is always an integer. The format is 8.24. (The default value is <50:1>)

8.4.6.90 0x0264 ADC DRC Limiter High Output at Limiter Threshold Register (Default Value: 0x0000_FBD8)

Offset:	0x0264		Register Name: AC_ADC_DRC_HOPL
Bit	Read/Write	Default/Hex	Description of Mark Mark
31:16	1 4.	1	, h, h, h,
			ADC_DRC_HOPL
15:0	R/W	0xFBD8	The output of the limiter, which is determined by equation
			OPT/6.0206. The format is 8.24. (The default value is -25 dB)

8.4.6.91 0x0268 ADC DRC Limiter Low Output at Limiter Threshold Register (Default Value: 0x0000_FBA7)

Offset:	Offset: 0x0268		Register Name: AC_ADC_DRC_LOPL
Bit	Read/Write	Default/Hex	Description
31:16	/	1	1
15:0	R/W	OXFBA7	ADC_DRC_LOPL The output of the limiter which is determined by equation OPT/6.0206. The format is 8.24. (The default value is -25 dB)

8.4.6.92 0x026C ADC DRC Expander Theshold High Setting Register (Default Value: 0x0000_0BA0)

Offset:	Offset: 0x026C		Register Name: AC_ADC_DRC_HET
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/



			\sim
		-3	P.,
	4	\sim	
U.	1		

0x026C		Register Name: AC	_ADC_DRC_H	IET		
Read/Write	Default/Hex	Description	Tess.	Tag.	182	JR3,
rik?	in This	ADC_DRC_HET	all y	Kille	in	MA
R/W	0x0BA0	•	•			
•	Read/Write	Read/Write Default/Hex	Read/Write Default/Hex Description ADC_DRC_HET The expander three	Read/Write Default/Hex Description ADC_DRC_HET The expander threshold setting,	Read/Write Default/Hex Description ADC_DRC_HET The expander threshold setting, which is set	Read/Write Default/Hex Description ADC_DRC_HET

8.4.6.93 0x0270 ADC DRC Expander Theshold Low Setting Register (Default Value: 0x0000_7291)

Offset:	Offset: 0x0270		Register Name: AC_ADC_DRC_LET	
Bit	Read/Write	Default/Hex	Description	
31:16	/	1	/	
			ADC_DRC_LET	
15:0	R/W	0x7291	The expander threshold setting, which is set by the equation that	
MAN	White	Why .	ETin = -ET/6.0206, The format is 8.24. (The default value is -70 dB)	

8.4.6.94 0x0274 ADC DRC Expander Slope High Setting Register (Default Value: 0x0000_0500)

Offset:	Offset: 0x0274		Register Name: AC_ADC_DRC_HKE
Bit	Read/Write	Default/Hex	Description
31:16	1	1	1
			ADC_DRC_HKE
			The slope of the expander, which is determined by the equation
15:0	R/W	0x0500	that Ke = 1/R. R is the ratio of the expander, which is always an
			integer and the ke must larger than 50. The format is 8.24. (The
Meal	, ycar	, wear	default value is <1:5>)

MACSI

8.4.6.95 0x0278 ADC DRC Expander Slope Low Setting Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0278		Register Name: AC_ADC_DRC_LKE
Bit	Bit Read/Write Default/Hex		Description
31:16	/	/	/



Offset	: 0x0278		Register Name: AC	_ADC_DRC_L	.KE		
Bit	Read/Write	Default/Hex	Description	783.	187	real.	Jes.
My.	rin .	illy "	ADC_DRC_LKE	The state of the s	il die	No.	N/N
15:0	R/W	0x0000	The slope of the enterthat Ke = 1/R. R is	•			•
			integer and the ke default value is <1:		r than 50. Th	e format is 8	.24. (The

8.4.6.96 0x027C ADC DRC Expander High Output at Expander Threshold Register (Default Value: 0x0000_F45F)

Offset:	0x027C		Register Name: AC_ADC_DRC_HOPE
Bit	Read/Write	Default/Hex	Description
31:16	1	1	/
MACSIL	WHATSI	, Whyte at	ADC_DRC_HOPE
15:0	R/W	0xF45F	The output of the expander, which is determined by equation
			OPE/6.0206. The format is 8.24. (The default value is -70 dB)

8.4.6.97 0x0280 ADC DRC Expander Low Output at Expander Threshold Register (Default Value: 0x0000_8D6E)

Offset: 0x0280			Register Name: AC_ADC_DRC_LOPE	
Bit Read/Write Default/Hex		Default/Hex	Description	
31:16	/	1	1	
			ADC_DRC_LOPE	
15:0	R/W	0x8D6E	The output of the expander, which is determined by equation	
Wal.	Car	in Car	QPE/6.0206. The format is 8.24. (The default value is 70 dB)	

8.4.6.98 0x0284 ADC DRC Linear Slope High Setting Register (Default Value: 0x0000_0100)

Offset:	0x0284		Register Name: AC_ADC_DRC_HKN
Bit	Read/Write	Default/Hex	Description
31:16	/	1	/
15:0	R/W	0x0100	ADC_DRC_HKN The slope of the linear, which is determined by the equation that Kn = 1/R. R is the ratio of the linear, which is always an integer. The format is 8.24. (The default value is <1:1>)



8.4.6.99 0x0288 ADC DRC Linear Slope Low Setting Register (Default Value: 0x0000_0000)

Offset: 0x0288			Register Name: AC_ADC_DRC_LKN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
15:0	R/W	0x0000	ADC_DRC_LKN The slope of the linear, which is determined by the equation that Kn = 1/R. R is the ratio of the linear, which is always an integer. The format is 8.24. (The default value is <1:1>)

8.4.6.100 0x028C ADC DRC Smooth Filter Gain High Attack Time Coef Register (Default Value: 0x0000_0002)

Offset: 0x028C			Register Name: AC_ADC_DRC_SFHAT
Bit	Read/Write	Default/Hex	Description
31:11	1	1	1
10:0	R/W	0x0002	ADC_DRC_SFHAT The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 5 ms)

8.4.6.101 0x0290 ADC DRC Smooth Filter Gain Low Attack Time Coef Register (Default Value: 0x0000_5600)

Offset: 0x0290			Register Name: AC_ADC_DRC_SFLAT
Bit	Read/Write	Default/Hex	Description My My My My
31:16	1	1	/
15:0	R/W	0x5600	ADC_DRC_SFLAT The smooth filter attack time parameter setting, which is determined by the equation that AT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 5 ms)



8.4.6.102 0x0294 ADC DRC Smooth Filter Gain High Release Time Coef Register (Default Value: 0x0000_0000)

Offset: 0x0294		why can	Register Name: AC_ADC_DRC_SFHRT
Bit	Read/Write	Default/Hex	Description
31:11	/	/	
10:0	R/W	0x0000	ADC_DRC_SFHRT The gain smooth filter release time parameter setting, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 200 ms)

8.4.6.103 0x0298 ADC DRC Smooth Filter Gain Low Release Time Coef Register (Default Value: 0x0000_0F04)

Offset: 0x0298			Register Name: AC_ADC_DRC_SFLRT
Bit	Read/Write	Default/Hex	Description of Mark Mark
31:16	1 4.	1	
			ADC_DRC_SFLRT
15:0	R/W	0x0F04	The gain smooth filter release time parameter setting, which is determined by the equation that RT = $1-\exp(-2.2Ts/tr)$. The format is 3.24. (The default value is 200 ms)

8.4.6.104 0x029C ADC DRC MAX Gain High Setting Register (Default Value: 0x0000_FE56)

Offset:	0x029C		Register Name: AC_ADC_DRC_MXGHS
Bit	Read/Write	Default/Hex	Description
31:16	1 1585	1 1085	The real real real real
M.	Mes	My A	ADC_DRC_MXGHS
15:0	R/W	0xFE56	The max gain setting, which is determined by equation $MXG_{in}=MXG/6.0206$. The format is 8.24 and must -20 dB < MXG < 30 dB (The default value is -10 dB)

8.4.6.105 0x02A0 ADC DRC MAX Gain Low Setting Register (Default Value: 0x0000_CB0F)

Offset: 0x02A0			Register Name: AC_ADC_DRC_MXGLS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/



Offset: 0x02A0			Register Name: AC_ADC_DRC_MXGLS
Bit	Read/Write	Default/Hex	Description &
My.	MA	Me In	ADC_DRC_MXGLS 4103 4103 4103
15:0	R/W	0xCB0F	The max gain setting, which is determined by equation MXG _{in} =MXG/6.0206. The format is 8.24 and must -20 dB < MXG <
			30 dB (The default value is -10 dB)

8.4.6.106 0x02A4 ADC DRC MIN Gain High Setting Register (Default Value: 0x0000_F95B)

Offset:	0x02A4		Register Name: AC_ADC_DRC_MNGHS
Bit	Read/Write	Default/Hex	Description
31:16	/		
15:0	R/W	OXF95B	ADC_DRC_MNGHS The min gain setting, which is determined by equation $MXG_{in}=MXG/6.0206$. The format is 8.24 and must -60 dB \leq MNG \leq -40 dB (The default value is -40 dB)

8.4.6.107 0x02A8 ADC DRC MIN Gain Low Setting Register (Default Value: 0x0000_2C3F)

Offset: 0x02A8			Register Name: AC_ADC_DRC_MNGLS
Bit	Read/Write	Default/Hex	Description
31:16	1	1	1
15:0	R/W	0x2C3F	ADC_DRC_MNGLS The min gain setting, which is determined by equation $ MXG_{in} = MNG/6.0206. \ \text{The format is 8.24 and must -60 dB} \leq MNG \leq -40 \ \text{dB} \ \text{(The default value is -40 dB)} $

8.4.6.108 0x02AC ADC DAP Expander Smooth Time High Coef Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x02AC		Register Name: AC_ADC_DRC_EPSHC
Bit	Bit Read/Write Default/Hex		Description
31:11	/	/	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x02AC			Register Name: AC_	ADC_DRC_E	PSHC		
Bit	Read/Write	Default/Hex	Description	782.	Tes.	783.	183.
all y	ing	ile?	ADC_DRC_EPSHC	MA	illy	Why.	MA
10:0	R/W	0x0000	The gain smooth filin expander region, 1-exp (-2.2Ts/tr). Th	which is det	ermined by tl	ne equation t	that RT =

8.4.6.109 0x02B0 ADC DRC Expander Smooth Time Low Coef Register (Default Value: 0x0000_640C)

Offset: 0x02B0			Register Name: AC_ADC_DRC_EPSLC	
Bit	Read/Write	Default/Hex	Description	
31:16	/			
15:0	R/W	0x640C	ADC_DRC_EPSLC The gain smooth filter release and attack time parameter setting in expander region, which is determined by the equation that RT = 1-exp (-2.2Ts/tr). The format is 3.24. (The default value is 30 ms)	

8.4.6.110 0x02B8 ADC DRC HPF Gain High Coef Register (Default Value: 0x0000_0100)

Offset: 0x02B8			Register Name: AC_ADC_DRC_HPFHGAIN
Bit	Read/Write	Default/Hex	Description
31:11	/	1	1
10:0	R/W	0x100	ADC_DRC_HPFHGAIN The gain of HPF coefficient setting, which format is 3.24. (gain = 1)

8.4.6.111 0x02BC ADC DRC HPF Gain Low Coef Register (Default Value: 0x0000_0000)

Offset: 0x02BC			Register Name: AC_ADC_DRC_HPFLGAIN
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:0	P/M/ Ove	R/W 0x0000	ADC_DRC_HPFLGAIN
13.0	117 VV	0,0000	The gain of HPF coefficient setting, which format is 3.24. (gain = 1)



8.4.6.112 0x0300 ADC1 Analog Control Register (Default Value: 0x001C_C055)

Offset:	0x0300	"MACOLL	Register Name: ADC1_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	ADC1_EN ADC1 Channel Enable 0: Disabled 1: Enabled
30	R/W	0x0	MIC1_PGA_EN MIC1 PGA Enable 0: Disabled 1: Enabled
29 _W car	R/W	0x0	ADC1 Dither Control 0: New Dither Off 1: New Dither On
28	R/W	0x0	MIC1_SIN_EN MIC1 Single Input Enable 0: Disable 1: Enable
27	R/W	0x0	FMINLEN FMINL Enable 0: Disable 1: Enable
26	R/W	0x0	FMINLG FMINL Gain Control 0: 0 dB 1: 6 dB
25:24	R/W	0x0	DSM_DITHER_LVL Dither Level Control (Dither level is positive ralated to the ctrl bits) 00: No Level 01: Min Level 10: Middle Level
23	R/W	0x0	11: Max Level LINEINLEN LINEINL Enable 0: Disable 1: Enable

MYCar

My Car



Offset:	Offset: 0x0300		Register Name: ADC1_REG
Bit	Read/Write	Default/Hex	Description &
My.	Me Jun	Me I	LINEINLG ME ME ME ME
22	R/W	0x0	LINEINL Gain Control
22	IX/ VV	UXU	0: 0 dB
			1: 6 dB
			IOPBUFFER
			PGA Vcm Buffer OP Bias Current Select
21:20	R/W	0x1	00: 6 uA
	,		01: 7 uA
		C 34	10: 8 uA
			11: 9 uA
			ADC1_PGA_CTRL_RCM
-31	R/W	0×3	ADC1 PGA Common Mode Input Impedance Control for MICIN
19:18			100: 100 kΩ _M 100 mH
			01: 75 kΩ 10: 50 kΩ
			10: 30 kΩ 11: 25 kΩ
			ADC1_PGA_IN_VCM_CTRL
			ADC1 PGA Common-Mode Voltage Control
		100	00: 900 mV
17:16	R/W	0x0	01: 800 mV
			10: 750 mV
			11: 700 mV
			IOPADC
			ADC1-ADC3 Bias Current Select
15:14	R/W	0×3 ²⁰	00:1 uA
		UX3	01: 2 uA 1111 1111 1111 1111 1111 1111
			10: 3 uA
			11: 4 uA
13	/	/	/

MYCER

Mesi



Offset:	0x0300		Register Name: ADC1_REG
Bit	Read/Write	Default/Hex	Description &
Neg .	MA	in the	ADC1_PGA_GAIN_CTRL
			ADC1 PGA gain settings:
			0x0: 0 dB 0x10: 21 dB
			0x1: 6 dB 0x11: 22 dB
			0x2: 6 dB 0x12: 23 dB
			0x3: 6 dB 0x13: 24 dB
			0x4: 9 dB 0x14: 25 dB
			0x5: 10 dB 0x15: 26 dB
12:8	R/W	0x0	0x6: 11 dB 0x16: 27 dB
12.6	IV VV	OXO	0x7: 12 dB 0x17: 28 dB
			0x8: 13 dB 0x18: 29 dB
			0x9: 14 dB 0x19: 30 dB
Mean	Hycari	in years	0xA: 15 dB 0x1A: 31 dB 6
4.	In.	1, 1	0xB: 16 dB 0x1B: 32 dB
			0xC: 17 dB 0x1C: 33 dB
			0xD: 18 dB 0x1D: 34 dB
			0xE: 19 dB 0x1E: 35 dB
		4	0xF: 20 dB 0x1F: 36 dB
		PR. 1	ADC1_IOPAAF
			ADC1 OP AAF Bias Current Select
			00: 1.50*IOPADC
			01: 1.75*IOPADC
			10: 2.00*IOPADC
			11: 2.25*IOPADC
7:6	R/W	0x1	IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
ALACA	MANGE	White Call	For example: 15th Market Marke
			ADC1_REG<15:14> = 11, IOPADC = 4 uA
			00: 1.50*4 uA = 6 uA
			01: 1.75*4 uA = 7 uA
			10: 2.00*4 uA = 8 uA
			11: 2.25*4 uA = 9 uA

"WACSI



Offset	0x0300		Register Name: ADC1_REG
Bit	Read/Write	Default/Hex	Description & S
My	MA	illy "	ADC1_IOPSDM1
			ADC1 OP SDM Bias Current Select 1
			00: 1.50*IOPADC
5:4	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
			ADC1_IOPSDM2
			ADC1 OP SDM Bias Current Select 2
		1	00: 1.50*IOPADC
3:2	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
Mycan	whycair	Whitest	11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
			ADC1_IOPMIC
			ADC1 OP MIC Bias Current Select
			00: 1.50*IOPADC
1:0	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.

8.4.6.113 0x0304 ADC2 Analog Control Register (Default Value: 0x001C_0055)

Offset:	Offset: 0x0304		Register Name: ADC2_REG	Mrs Mrs
Bit	Read/Write	Default/Hex	Description	
			ADC2_EN	
31	R/W 0x0	0v0	ADC2 Channel Enable	
31		OXO	0: Disabled	
			1: Enabled	
			MIC2_PGA_EN	
30	D /\A/	0.0	MIC2 PGA Enable	
30	R/W	0x0	0: Disabled	
			1: Enabled	



Offset:	Offset: 0x0304		Register Name: ADC2_REG
Bit	Read/Write	Default/Hex	Description & &
All S	illy	Me Silver	ADC2 Dither Control
29	R/W	0x0	0: New Dither Off
			1: New Dither On
			MIC2_SIN_EN
28	D /\A/	0.40	MIC2 Single Input Enable
28	R/W	0x0	0: Disable
			1: Enable
			FMINREN
27	D /\A/	0.0	FMINR Enable
27	R/W	0x0	0: Disable
			1: Enable
200	300		FMINRG
17 26	R/W	0x0	FMINR Gain Control March March
20	K/ VV	UXU	0: 0 dB
			1: 6 dB
			DSM_DITHER_LVL
	R/W	4	Dither Level Control (Dither level is positive ralated to the ctrl bits)
25:24		0v0	00: No Level
23.24		0x0	01: Min Level
			10: Middle Level
			11: Max Level
			LINEINREN
23	R/W	0x0	LINEINR Enable
	.,		0: Disable
Most	Mall	Mcsil	1: Enable of mot was
71	1	/h.	LINEINRG
22	R/W	0x0	LINEINR Gain Control
	.,		0: 0 dB
			1: 6 dB
			IOPBUFFER
			PGA Vcm Buffer OP Bias Current Select
21:20	R/W	0x1	00: 6 uA
	,		01: 7 uA
			10: 8 uA
			11: 9 uA

MYCan

MYCSI



Offset:	0x0304		Register Name: ADC2_REG
Bit	Read/Write	Default/Hex	Description &
W.	the state of the s	il shi	ADC2_PGA_CTRL_RCM
			ADC2 PGA Common Mode Input Impedance Control for MICIN
19:18	R/W	0x3	00: 100 kΩ
19.10	N/ VV	UXS	01: 75 kΩ
			10: 50 kΩ
			11: 25 kΩ
			ADC2_PGA_IN_VCM_CTRL
			ADC2 PGA Common-Mode Voltage Control
17:16	R/W	0x0	00: 900 mV
17.10	1,7 **	ONO	01: 800 mV
			10: 750 mV
			11: 700 mV
15:13	1 WHYEST	VILLE OF	EXPERT MARKET MARKET MARKET
			ADC2_PGA_GAIN_CTRL
			ADC2 PGA Gain Settings
			0x0: 0 dB 0x10: 21 dB
			0x1: 6 dB 0x11: 22 dB
		1	0x2: 6 dB 0x12: 23 dB
			0x3: 6 dB 0x13: 24 dB
			0x4: 9 dB 0x14: 25 dB
			0x5: 10 dB
12:8	R/W	0x0	0x6: 11 dB
			0x7: 12 dB
	_		0x8: 13 dB 0x18: 29 dB 0x9: 14 dB 0x19: 30 dB
Wall	inyesir	inycan	0x9: 14 dB 0x19: 30 dB 0xA: 15 dB 0x1A: 31 dB 0xA: 15 dB 0xA: 15 dB 0xA: 15 dB 0xA: 11 d
		Ap.	0xB: 16 dB
			0xC: 17 dB
			0xD: 18 dB
			0xE: 19 dB
			0xF: 20 dB

NHYC'

MY YCAR

My Col



Offset:	0x0304		Register Name: ADC2_REG
Bit	Read/Write	Default/Hex	Description & &
all y	My.	MA	ADC2_IOPAAF W W W
			ADC2 OP AAF Bias Current Select
			00: 1.50*IOPADC
7:6	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
			ADC2_IOPSDM1
			ADC2 OP SDM Bias Current Select 1
		5-7	00: 1.50*IOPADC
5:4	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
Hycan	"ILACSIL	"ILACSIA"	11: 2.25*IOPADC
	7,	1,	IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
			ADC2_IOPSDM2
			ADC2 OP SDM Bias Current Select 2
			00: 1.50*IOPADC
3:2	R/W	0x1	01: 1.75*IOPADC
		PO. 1	10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
			ADC2_IOPMIC
			ADC2 OP MIC Bias Current Select
			00: 1.50*IOPADC
1:0	R/W	0x1	01: 1.75*IOPADC 10: 2.00*IQPADC MYCOT WHITE MYCOT
ales.	Mes	WIN	10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.

MY

MACSI



8.4.6.114 0x0308 ADC3 Analog Control Register (Default Value: 0x001C_0055)

	4	
_(7	/
10)~	
103		

Offset	: 0x0308	MHCar	Register Name: ADC3_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	ADC3_EN ADC3 Channel Enable 0: Disabled 1: Enabled
30	R/W	0x0	MIC3_PGA_EN MIC3 PGA Enable 0: Disabled 1: Enabled
29	R/W	0x0	ADC3 Dither Control 0: New Dither Off 1: New Dither On
28	R/W	0x0	MIC3_SIN_EN MIC3 Single Input Enable 0: Disabled 1: Enabled
27:26	1	1	/
25:24	R/W	0x0	DSM_DITHER_LVL Dither Level Control (Dither level is positive ralated to the ctrl bits) 00: No Level 01: Min Level 10: Middle Level 11: Max Level
23:22	1 400	1 4505	
21:20	R/W	0x1	PGA Vcm Buffer OP Bias Current Select 00: 6 uA 01: 7 uA 10: 8 uA 11: 9 uA

MHYCO





Offset	0x0308		Register Name: ADC3_REG
Bit	Read/Write	Default/Hex	Description & &
W. J.	illy	in the	ADC3_PGA_CTRL_RCM
			ADC3 PGA Common Mode Input Impedance Control for MICIN
10.10	D /\A/	02	00: 100 kΩ
19:18	R/W	0x3	01: 75 kΩ
			10: 50 kΩ
			11: 25 kΩ
			ADC3_PGA_IN_VCM_CTRL
			ADC3 PGA Common-Mode Voltage Control
17:16	R/W	0x0	00: 900 mV
17.10	I I V V V	OXO	01: 800 mV
			10: 750 mV
			11: 700 mV
15:13	1 11/4/2311	VILLE OF	Nager White
			ADC3_PGA_GAIN_CTRL
			ADC3 PGA Gain Settings
			0x0: 0 dB 0x10: 21 dB
		4	0x1: 6 dB 0x11: 22 dB
			0x2: 6 dB 0x12: 23 dB
			0x3: 6 dB 0x13: 24 dB
			0x4: 9 dB 0x14: 25 dB
			0x5: 10 dB 0x15: 26 dB
12:8	R/W	/W 0x0	0x6: 11 dB 0x16: 27 dB
			0x7: 12 dB
			0x8: 13 dB
Mr. Mcar	Mycsic	in year	0x9: 14 dB 0x19: 30 dB 0xA: 15 dB 0x1A: 31 dB 0xA: 15 d
10,	n.	14.	
			0xB: 16 dB 0x1B: 32 dB 0xC: 17 dB 0x1C: 33 dB
			0xC: 17 dB
			0xE: 19 dB
			0xF: 20 dB

My

Mycal

:M281



Offset:	0x0308		Register Name: ADC3_REG
Bit	Read/Write	Default/Hex	Description & A
My.	The Ship	in the	ADC3_IOPAAF ME ME ME ME
			ADC3 OP AAF Bias Current Select
			00: 1.50*IOPADC
7:6	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA
			ADC3_IOPSDM1
			ADC3 OP SDM Bias Current Select 1
		1	00: 1.50*IOPADC
5:4	R/W	0x1	01: 1.75*IOPADC
<u> </u>			10: 2.00*IOPADC
MYCan	whycair	why car	11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA
			ADC3_IOPSDM2
			ADC3 OP SDM Bias Current Select 2
		4	00: 1.50*IOPADC
3:2	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA
			ADC3_IOPMIC
			ADC3 OP MIC Bias Current Select
			00: 1.50*IOPADC
1:0	R/W	0x1 _{cal}	01: 1.75*IOPADC
II.,	M,,	MIL.	10: 2.00*IQPADC 10 10 10 10 10 10 10 10 10 10 10 10 10
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA

8.4.6.115 0x0310 DAC Analog Control Register (Default Value: 0x0015_0000)

Offset:	Offset: 0x0310		Register Name: DAC_REG
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/



Offset:	0x0310		Register Name: DAC_REG
Bit	Read/Write	Default/Hex	Description & S
W. College	iles	MAN "	CURRENT_PEST_SELECTION AND AND AND AND AND AND AND AND AND AN
23	R/W	0x0	Internal Current Sink Test Enable (from MICIN3P pin)
23	N/ VV	UXU	0: Normal
			1: For Debug
22	/	1	1
			IOPVRS
			VRA2 Buffer OP and Headphone Feedback Buffer OP Bias Current
			Select
21:20	R/W	0x1	00: 6 uA
		17	01: 7 uA
			10: 8 uA
			11: 9 uA
MyCgi	"HLACSI"	WHY COL	HINEOUTAMPS MACE INC. INC. INC. INC. INC. INC. INC. INC.
			LINEOUTLL/R AMP Bias Current Select
19:18	D/M	0v1	00: 6 uA
19:18	R/W	0x1	01: 7 uA
			10: 8 uA
			11: 9 uA
			IOPDACS
			OPDACL/R Bias Current Select
17:16	R/W	0x1	00: 6 uA
17.10	IN/ VV	OXI	01: 7 uA
			10: 8 uA
			11: 9 uA
arycar.	, car	whycar	DACL_EN COT MACE! MALE MALE MALE MALE MALE MALE MALE MALE
15	D (M)	WIN I	DACL Enable W W W W
15	R/W	0x0	0: Disabled
			1: Enabled
			DACR_EN
14	D /\A/	0x0	DACR Enable
	R/W	UXU	0: Disabled
			1: Enabled
13			LINEOUTLEN
	R/W	0x0	Left Channel LINEOUT Enable
			0: Disable
			1: Enable

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	Offset: 0x0310		Register Name: DAC_REG
Bit	Read/Write	Default/Hex	Description &
No.	illy	iles.	LMUTE AND AND AND AND AND
12	R/W	0x0	DACL to Left Channel LINEOUT Mute Control
12	I N/ VV	OXU	0: Mute
			1: Not mute
			LINEOUTREN
11	R/W	0x0	Right Channel LINEOUT Enable
	1,700	OXO	0: Disable
			1: Enable
		63	RMUTE
10	R/W	0x0	DACR to Right Channel LINEOUT Mute Control
	.,		0: Mute
500			1: Not mute
9:7	1 11111	Village "	exe under under under
\			LINEOUTL_DIFFEN
6	R/W	0x0	Left Channel LINEOUT Output Control
	171	O.A.C	0: Single-End
			1: Differential
		100	LINEOUTR_DIFFEN
5	R/W	0x0	Right Channel LINEOUT Output Control
	.,		0: Single-End
			1: Differential
			LINEOUT_VOL_CTRL
4:0	R/W	0x0	LINEOUT Volume Control. Total 30 level from 0x1F to 0x02 with the
			volume 0 dB to -43.5 dB, -1.5 dB/step, mute when 00000 & 00001.

8.4.6.116 0x0318 MICBIAS Analog Control Register (Default Value: 0x4000_3030)

Offset:	Offset: 0x0318		Register Name: MICBIAS_REG
Bit	Read/Write Default/Hex		Description
31	/	/	/



Offset:	0x0318		Register Name: MICBIAS_REG
Bit	Read/Write	Default/Hex	Description &
ANS .	MA	Mrs Mrs	SELDETADCES WE WE WE
			Select sample interval of the ADC sample
			000: 2 ms
30:28	R/W	0x4	
			100: 32 ms
			111: 256 ms
			SELDETADCDB
			Select debounce time when jack removal
27:26	R/W	0x0	00: 128 ms
27.20	IV, VV	OXO	01: 256 ms
			10: 512 ms
Micsu	all Mcall	ilyest why	11: 1024 ms (1)
			SELDETADCBF
			Select the time to enable HBIAS before MICADC work
25:24	R/W	0x0	00: 2 ms
25.24	Ny VV	UXU	01: 4 ms
			10: 8 ms
			11: 16 ms
			JACKDETEN
23	R/W	0x0	Jack detect enable
	.,		0: Disable
			1: Enable
			SELDETADCDY
Mycan	"MCSIL	Whitele Whi	Select the delay time to pull low the micdet when jack removal
22:21	R/W	0x0	00: 0.5 ms 40 40 40 40
	.,		01: 1 ms
			10: 1.5 ms
			11: 2 ms
			MICADCEN
20	R/W	V 0x0	Microphone detect ADC enable
	,		0: Disabled
			1: Enabled
19	R/W	0x0	POPFREE
	.,, ••		When this bit is 0, HBIAS MICADC is controlled by registor

· ACSI

M,



Offset:	0x0318		Register Name: MICBIAS_REG
Bit	Read/Write	Default/Hex	Description
W/J	MA	My M	DET_MODE ME ME ME ME ME
10	D //A/	00	MIC Detect Mode
18	R/W	0x0	0: Jack in pull low
			1: Jack in pull high
			AUTOPLEN
17	R/W	0x0	Enable the function to auto pull low MICDET when jack removal
17	TY VV	0.0	0: Disabled
			1: Enabled
		CV	MICDETPL
16	R/W	0x0	When this bit is 1 and AUTOPLEN is 0, the MICDET is pulled down
			to GND.
Mean	7,21	Car	HMICBIASEN
15 T	R/W	0x0 wh	Headphone Microphone Bias Enable
			0: Disabled
			1: Enabled
			HBIASSEL
			HMICBIAS Voltage Level Select
14:13	R/W	0x1	00: 1.88 V
11120	.,,		01: 2.09 V
			10: 2.33 V
			11: 2.55 V
			HMIC_BIAS_CHOPPER_EN
12	R/W	0x1	HMIC BIAS Chopper Enable
			0: Disabled
Wilson.	ililegi,	Wales	T: Enabled of the transfer the
10	10	10 10	HMIC_BIÂS_CHOPPER_CLK_SEL
			HMIC BIAS Chopper Clock Select
11:10	R/W	0x0	00: 250 kHz
			01: 500 kHz
			10: 1 MHz
0.0	,		11: 2 MHz
9:8	/	/	/
			MMICBIASEN
7	R/W	0x0	Master Microphone Bias Enable
			0: Disabled
			1: Enabled

MACSI



Offset	: 0x0318		Register Name: MICBIAS_REG
Bit	Read/Write	Default/Hex	Description
W.J.	ilis	Mrs. Mrs.	MBIASSEL ME ME ME ME
			MMICBIAS Voltage Level Select
6:5	D /\A/	0x1	00: 1.88 V
0.5	R/W	OXI	01: 2.09 V
			10: 2.33 V
			11: 2.50 V
		0x1	MMIC_BIAS_CHOPPER_EN
4	D /M/		MMIC BIAS Chopper Enable
4	R/W		0: Disabled
			1: Enabled
		0x0 wh	MMIC_BIAS_CHOPPER_CLK_SEL
			MMIC BIAS Chopper Clock Select
3:2	D WINGSI		00: 250 kHz
	R/W		01: 500 kHz
			10: 1 MHz
			11: 2 MHz
1:0	1	/	

8.4.6.117 0x031C Ramp Control Register (Default Value: 0x0018_0000)

Offset:	Offset: 0x031C		Register Name: RAMP_REG
Bit	Read/Write	Default/Hex	Description
31	R/W	OXO MIN	RAMP_RISE_INT_EN RAMP Rise interrupt Enable 0: Enabled 1: Disabled
30	R/W1C	0x0	RAMP_RISE_INT RK Increase Upward Finish and Rampen Pull Down Instruction 0: No Pending IRQ 1: Ramp Rise Finish Pending Interrupt Write '1' to clear this interrupt.
29	R/W	0x0	RAMP_FALL_INT_EN RAMP Fall Int Enable 0: Enabled 1: Disabled





121	0	Ç	85

Ts.	.દુર્જ		183		
WA	rich		M		
and	Rampen	Pull	Down		
pt					
Ramp Soft Reset					
20			2		
W.A.C.O.	nkyco.	П	MyCo.		
И (fron	n 0 to 31, D	Defaul	lt: 24).		
+1)=96	60 kHz				
	pt M (from	ipt Internal	M (from 0 to 31, Defaul		

Mest

West Whitest

Megil MHcgr

WHYCAN

MYCan

MYCar

Hear

West



Offset	0x031C		Register Name: RAMP_REG					
Bit	Read/Write	Default/Hex	Description & &					
all de	Miles	illy ill	RAMP_HOLD_STEP ME ME ME ME					
			RAMP HOLD STEP					
			000: 9600					
			001: 19200					
			010: 38400					
			011: 76800					
			100: 96000					
			101: 115200					
			110: 153600					
			111: 192000					
14:12	R/W	0x0						
	.,		Ramp Hold Time = Ramp Hold Step/Ramp Clk Freq					
Mican	Hear	in team	When Ramp Clk Freq is equal to 960 kHz, the corresponding					
<i>b</i> .	/h.	W, W.	Ramp Hold time of each gear is:					
			000: 9600/960 kHz=10 ms					
			001: 19200/960 kHz=20 ms					
			010: 38400/960 kHz=40 ms					
			011: 76800/960 kHz=80 ms					
		PR. 1	100: 96000/960 kHz=100 ms					
			101: 115200/960 kHz=120 ms					
			110: 153600/960 kHz=160 ms					
			111: 192000/960 kHz=200 ms					
11:10	/	1	/					
			GAP_STEP					
West	183	787	Gap Step					
9:8	R/W	0x0	00: ramp step and and and					
			01: ramp step*2					
			10: ramp step*3					
			11: ramp step*4					
7	/	/	/					

.0

MHCS



Offset:	Offset: 0x031C		Register Name: RAMP_REG
Bit	Read/Write	Default/Hex	Description
	Weady	We will	RAMP_STEP RK Frequency Gear, Control Ramp Rise/Fall Total Time 000: 20 001: 30 010: 40 011: 60 100: 80 101: 120 110: 160
6:4	R/W	0x0	110: 100 111: 240 Ramp Rise/Fall Total Time =(Ramp Step/Ramp Clk Freq)*4096 When Default Ramp Clk Freq is equal to 960 kHz, the corresponding time of each gear is: 000: (20/960kHz)*4096=85.3 ms 001: (30/960kHz)*4096=128 ms 010: (40/960kHz)*4096=170.6 ms 011: (60/960kHz)*4096=256 ms 100: (80/960kHz)*4096=341.3 ms 101: (120/960kHz)*4096=512 ms 110: (160/960kHz)*4096=682.6 ms 111: (240/960kHz)*4096=1024 ms
3	R/W	0x0	RMD_EN Ramp Manual Down Enable 0: Disabled 1: Enabled
2	R/W	0x0	RMU_EN Ramp Manual Up Enable 0: Disabled 1: Enabled
1	R/W	0x0	RMC_EN Ramp Manual Control Enable 0: Disabled 1: Enabled

Mest

MYCSI

11.



			4	
			0	7.
	4	C	30	,
		1.		
1/2	,	3		
20				

Offset: 0x031C			Register Name: R	AMP_REG			
Bit	Read/Write	Default/Hex	Description	783.	183.	783.	rest.
AND THE	Kin	in in	RD_EN M	No.	ring	No.	MA
0	R/W	0.40	Ramp Digital Enak	ole			
0	K) VV	0x0	0: Disabled				
			1: Enabled				

8.4.6.118 0x0320 BIAS Analog Control Register (Default Value: 0x0000_0080)

The register is not controlled by the clock and reset of Audio Codec, only controlled by the clock and reset of system bus.

Offset: 0x0320			Register Name: BIAS_REG
Bit	Read/Write	Default/Hex	Description & S
31:8	1 mg	1 1/1/2	they they they they
7:0	R/W	0x80	BIASDATA
7.0	IV, VV	0.00	Bias Current Register Setting Data

8.4.6.119 0x0328 HMIC Control Register (Default Value: 0x0000_0008)

Offset:	Offset: 0x0328		Register Name: HMIC_CTRL
Bit	Read/Write	Default/Hex	Description
31:23	1	1	1
			HMIC_SAMPLE_SELECT
Mycan	West.	whycan	Down Sample Setting Select
22:21	R/W	0x0	00: Down by 1, 128 Hz
22.21	Ny VV	UXU	01: Down by 2, 64 Hz
			10: Down by 4, 32 Hz
			11: Down by 8, 16 Hz
20:16	R/W	0x0	MDATA_THRESHOLD
20.10	IN/ VV	UXU	MIC DET EN Threshold Value



Offset: 0x0328			Register Name: HMIC_CTRL				
Bit	Read/Write	Default/Hex	Description &				
all y	No.	illy "	HMIC_SF ME ME ME ME ME				
			HMIC Smooth Filter setting				
15:14	15:14 R/W 0x0		00: by pass				
13.14	IX) VV	OXO	01: (x1+x2)/2				
			10: (x1+x2+x3+x4)/4				
			11: (x1+x2+x3+x4+ x5+x6+x7+x8)/8				
			HMIC_M				
			Debounce when the MIC Key down or up.				
13:10	R/W	0x0	0000:1 samlpe data				
13.10	11, 10	OAO	0001:2 samlpe data				
			\smile				
0	- 1		1111:16 samlpe data				
WACGI	Wildes I	ninycan.	MHMIC_N MINGE MARE MARE MARE				
			Debounce when earphone plug in or pull out				
			125 ms to 2 s				
9:6	R/W	0X0	0000: 125 ms				
			0001: 250 ms				
		1	- Na				
			1111: 2 s				
			MDATA_THRESHOLD_DEBOUNCE				
			MDATA Threshold Debounce				
			000: 0				
			001: 1				
5:3	R/W	0x1	010: 2				
MUNCAL.	Mean	whycan	011: 3				
M.	MI	WILL					
			101: 5				
			110: 6				
			111: 7				
			JACK_OUT_IRQ_EN				
2	R/W	0x0	MIC Detect Interrupt Set				
			0: Disabled				
			1: Enabled				

M.

whost.



Offset: 0x0328			Register Name: HMIC_CTRL			
Bit	Read/Write	Default/Hex	Description &			
all'y	Mills	Mr. Jahr	JACK_IN_IRO_EN MAN MAN MAN			
1	. R/W	0x0	MIC Detect Interrupt Set			
1			0: Disabled			
			1: Enabled			
			MIC_DET_IRQ_EN			
0 R/W	00	MIC Detect Interrupt Set				
	n/ vv	0x0	0: Disabled			
			1: Enabled			

8.4.6.120 0x032C HMIC Status Register (Default Value: 0x0000_6000)

Offset	: 0x032C	Whytesh.	Register Name: HMIC_STS
Bit	Read/Write	Default/Hex	Description
31:15	1	1	/
			MDATA_DISCARD
			After MIC DATA data is received, the first N-data will be discarded.
			N defined as follows:
14:13	R/W	0x3	00: None discarded
			01: 1-data discarded
			10: 2-data discarded
			11: 4-data discarded
12.0	D	00	HMIC_DATA
12:8	R	0x0	HMIC Average Data
7:5	1 "Hay	1/HCST	Keil "Meel "Meel "Meel "Meel "Meel
		d.	JACK_DET_OIRQ
			Jack output detect pending interrupt
4	R/W1C	0x0	0: No Pending IRQ
			1: Pending IRQ
			Writing 1 clear pending.
			JACK_DET_IIRQ
			Jack input detect pending interrupt
3	R/W1C	0x0	0: No Pending IRQ
			1: Pending IRQ
			Writing 1 clear pending.
2:1	/	1	



Offset: 0x032C			Register Name: HM	IC_STS			
Bit	Read/Write	Default/Hex	Description	763.	To.	78.3.	Jes.
My.	res of the	illy "	MIC_DET_ST	Pila	in	Pila	MA
			MIC detect pending	interrupt			
0	R/W1C	0x0	0: No pending IRQ			\mathbf{Y}	
			1: Pending IRQ	(
			Writing 1 clear pend	ing.			

8.4.6.121 0x0340 Headphone2 Analog Control Register (Default Value: 0x0640_4000)

Offset:	0x0340		Register Name: HP2_REG
Bit	Read/Write	Default/Hex	Description & S
My A	Nills	Mes "	HPFB_BUF_EN MA
31	D/M	0x0	Headphone Feedback Buffer OP Enable
31	R/W	UXU	0: Disable
			1: Enable
			HEADPHONE_GAIN
			HeadPhone Gain
			000: 0 dB
			001: -6 dB
30:28	R/W	0x0	010: -12 dB
	11,77	white	011: -18 dB
			100: -24 dB
20	MA COL		101: -30 dB
Mycan			(110: -36 dB _M)C ^d MHC ^d MHC ^d MHC ^d
			111: -42 dB
			HPFB_RES
		0x1	Headphone Feedback Big Resistor Control
27:26	R/W		00: 0.88 ΜΩ
	,		01: 1.00 ΜΩ
			10: 1.08 ΜΩ
			11: 1.20 ΜΩ
			OPDRV_CUR
25:24	R/W	0x2	Headphone OP Output Stage Current Setting
25.24			00: Min
			11: Max



Offset	0x0340		Register Name: HP2_REG
Bit	Read/Write	Default/Hex	Description &
Med and	illy	in the	TOPHP ME ME ME ME ME
			Headphone L/R OP Bias Current Select
22.22	D (M)	01	00: 6 uA
23:22	R/W	0x1	01: 7 uA
			10: 8 uA
			11: 9 uA
			HP_DRVEN
21	D /\A/	0x0	Headphone Driver Enable
21	R/W	UXU	0: Disable
		5-7	1: Enable
			HP_DRVOUTEN
20	R/W	0,0	Headphone Driver Output Enable
WHILE WAS	n/vv _{ui/ycall}	0x0	O. Disabled Harman Harm
			1: Enabled
			RSWITCH
19	R/W	0x0	RSwitch
19	N/ VV	UXU	0: HPOUT OUTPUT VCM of RAMP_DAC
			1: VRA1
			RAMPEN
18	R/W	0x0	Ramp DAC Enable
	11,700	OXO	0: Disabled
			1: Enabled
			HPFB_IN_EN
17	R/W	0x0	Headphone Feedback PAD IN Switch Enable
17	N/VV	WHACOU.	O: Disabled of Medical
14,	11,	M	1: Enabled " " " " " " " " " " " " " " " " " " "
			RAMP_FINAL_CONTROL
16	R/W	0x0	Headphone Ramp Final Step Control
	Tty vv		0: Ramp Output Select Ramp
			1: Ramp Output Select HPFB buffer Output
			RAMP_OUT_EN
15	R/W	0x0	Ramp Output Switch Enable
			0: Disable
			1: Enable



Offset: 0x0340			Register Name: HP2_REG
Bit	Read/Write	Default/Hex	Description & A
My.	all de la company de la compan	ill i	RAMP_FINAL_STATE_RES WE WITH THE REST OF THE PROPERTY OF THE P
			Ramp Final State Resistor
14:13	R/W	0x2	00: 2.5k
14.13	K/VV	UXZ	01: 5.0k
			10: 10k
			11: 20k
			HPFB_BUF_OUTPUT_CURRENT
			Headphone Feedback Buffer Output Current Select
			00: 351
9:8	R/W	0x0	01: 281
			10: 451
			11: 381
(81)	rain	Car	I=ZuA
7:0	1 mrss.	Wild I	The this this this this

8.4.6.122 0x0348 POWER Analog Control Register (Default Value: 0x8000_3325)

The register is not controlled by the clock and reset of Audio Codec, only controlled by the clock and reset of system bus.

	Offset: 0x0348			Register Name: POWER_REG
	Bit	Read/Write	Default/Hex	Description
				ALDO_EN
	21	R/W	0x1	ALDO Enable
	31	N/ W	WHACSIL T	O: Disabled of Most wheel wheel wheel
10	Ces /	Mes	WHY	O: Disabled Hear Hear Hear Hear Hear Hear Hear Hear
		R/W	0x0	HPLDO_EN
	20			HPLDO Enable
	30			0: Disabled
				1: Enabled
		R/W	0x0	VAR1SPEEDUP_DOWN_Further_CTRL
				VRA1 Speedup Down Further Control In Adda Analog
	29			0: Digital Signal Interface Pin I_vra1speedup
	23			(vra1_speedup_down) Normally Control VRA1 Speedup down
				1: Manual Control Finish VRA1 Speedup down, Ignore Digital Signal
				Interface Pin I_vra1speedup (vra1_speedup_down) Control



Offset:	0x0348		Register Name: POWER_REG
Bit	Read/Write	Default/Hex	Description & S
28:17	1 1/1/3	May 1	they may may may may
16	R	0x0	AVCCPOR Avccpor Monitor
15	/	/	1
14:12	R/W	0x3	ALDO_OUTPUT_VOLTAGE ALDO Output Voltage Control 000: 1.65 V 001: 1.7 V 010: 1.75 V 011: 1.8 V 100: 1.85 V 101: 1.9 V 110: 1.95 V 111: 2 V
11	1	/	/
10:8	R/W	0x3	HPLDO_OUTPUT_VOLTAGE HPLDO Output Voltage Control 000: 1.65 V 001: 1.7 V 010: 1.75 V 011: 1.8 V 100: 1.85 V 101: 1.9 V 111: 2 V
7:0	n/Hycol [*] R/W	whycar 0x25	BG_TRIM BG Output Voltage Trimming Only low 6-bit is used. The BG output voltage range is from 0.7 V to 1.208 V.

8.4.6.123 0x034C ADC Current Analog Control Register (Default Value: 0x0015_1515)

Offset: 0x034C			Register Name: ADC_CUR_REG
Bit	Read/Write Default/Hex		Description
31:22	/	/	/



Offset: 0x034C			Register Name: ADC_CUR_REG
Bit	Read/Write	Default/Hex	Description & S
all I	illy	in the	ADC3_IOPMIC2
			ADC3 OP MIC2 Bias Current Select
			00: 1.50*IOPADC
21:20	R/W	0x1	01: 1.75*IOPADC
			10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA
			ADC3_OUTPUT_CURRENT
			ADC3 OP MIC1 Output Current Select
		1	00: 151
19:18	R/W	0x1	01: 201
.0			10: 351
whycan	"HACS"	Whytesh	(14:40) Myer Myer Meer Meer Meer Meer Meer Meer
			I=7 uA
			ADC3_OUTPUT_CURRENT
			ADC3 OP MIC2 Output Current Select
			00: 151
17:16	R/W	0x1	01: 201
			10: 351
			11: 401
	,		I=7 uA
15:14	/	/	1
			ADC2_IOPMIC2
			ADC2 OP MIC2 Bias Current Select
1712-12	R/W	0x1	00: 1.50*IOPADC 11: 1.75*IOPADC 11: 1.75*IOPADC
13:12	R/W	OXI	01: 1.75*IOPADC 10: 2.00*IOPADC
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
			ADC2_OUTPUT_CURRENT
			ADC2 OP MIC1 Output Current Select
			00: 15I
11:10	R/W	0x1	01: 201
			10: 351
			11: 401
			I=7 uA

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	0x034C		Register Name: ADC_CUR_REG
Bit	Read/Write	Default/Hex	Description &
all'H	MA	MAN "	ADC2_OUTPUT_CURRENT ME ME ME
			ADC2 OP MIC2 Output Current Select
			00: 151
9:8	R/W	0x1	01: 201
			10: 351
			11: 401
			I=7 uA
7:6	/	/	/
			ADC1_IOPMIC2
		17	ADC1 OP MIC2 Bias Current Select
			00: 1.50*IOPADC
5:4	R/W	0x1	01: 1.75*IOPADC
Mycan	"MACSIL	Whytest	(10: 2.00*IOPADC 1113" 1113" 1113"
			11: 2.25*IOPADC
			IOPADC is defined by ADC1_REG<15:14> from 1 uA to 4 uA.
			ADC1_OUTPUT_CURRENT
			ADC1 OP MIC1 Output Current Select
			00: 151
3:2	R/W	0x1	01: 201
			10: 351
			11: 401
			I=7 uA
			ADC1_OUTPUT_CURRENT
			ADC1 OP MIC2 Output Current Select
West	wear.	MCSI	00: 151
1:0	R/W	0x1	01: 201 11 11 11 11 11
			10: 351
			11: 401
			I=7 uA



Contents

9	Inte	rtaces .		860
	9.1	TWI		860
		9.1.1		
		9.1.2		
		9.1.3	·	
		9.1.4	Programming Guidelines	
		9.1.5	Register List	871
		9.1.6	Register Description	872
Acst		9.2.1	Overview was a series of the s	887
		9.2.2	Block Diagram	
		9.2.3	Functional Description	
		9.2.4	Programming Guidelines	
		9.2.5	Register List	
			Register Description	
	9.3	SPI		928
		9.3.1	Overview	
		9.3.2	Block Diagram	
		9.3.3	Functional Description	930
MCSIL.		9.3.4		938
		9.3.5	Register List	941
		9.3.6	Register Description	942
	9.4	SPI_D	BI	963
		9.4.1	Overview	963
		9.4.2	Block Diagram	964
		9.4.3	Functional Description	965
		9.4.4	Programming Guidelines	985
		9.4.5	Register List	993
		9.4.6	Register Description	994
20	9.5	USB2.	0 DRD	1026





	9.5.1	Overview	1026
	9.5.2	Block Diagram	1027
	9.5.3	Functional Description	1027
9.6	USB2.0) HOST	1029
	9.6.1	Overview	
	9.6.2	Block Diagram	
	9.6.3	Functional Description	
	9.6.4	Register List	
	9.6.5	EHCI Register Description	
	9.6.6	OHCI Register Description	1049
9.7			
	9.7.1	Overview	1071
	9.7.2	Block Diagram	1071
	9.7.3	Functional Description	1072
	9.7.4	Register List	
	9.7.5	Register Description	
9.8	GPADO		1191
	9.8.1	Overview	
	9.8.2	Block Diagram	1191
	9.8.3	Functional Description	1192
	9.8.4	Programming Guidelines	1193
	9.8.5	Register List	1195
	9.8.6	Register Description of white with the wind wind with the wind wind with the wind wind with the wind wind wind wind wind wind with the wind wind wind wind wind wind wind wind	1196
9.9	TPADO	I THE THE THE THE THE THE THE	1205
	9.9.1	Overview	1205
	9.9.2	Functional Description	1205
	9.9.3	Register List	1211
	9.9.4	Register Description	1212
9.10	LRADC		1220
	9.10.1	Overview	1220
	9.10.2	Block Diagram	1220
	9.10.3	Functional Description	1221
	9.10.4	Programming Guidelines	1222





	9.10.5	Register List	1224
	9.10.6	Register Description	1224
9.11	PWM.	Register Description	1229
	9.11.1	Overview	1229
		Block Diagram	
		Functional Description	
		Programming Guidelines	
		Register List	
		Register Description	
9.12	LEDC		1270
	9.12.1	Overview	1270
		Block Diagram	
	9.12.3	Functional Description	1271
	9.12.4	Programming Guidelines	1275
		Register List	
	9.12.6	Register Description	1280
9.13			
		Overview	
	9.13.2	Block Diagram	1291
	9.13.3	Functional Description	1292
	9.13.4	Programming Guidelines	1299
	9.13.5	Register List	1300
	9.13.6	Register Description	
9.14	CIR Red	Register Description of the series of the se	1319
	9.14.1	Overview	1319
	9.14.2	Block Diagram	1319
	9.14.3	Functional Description	1320
	9.14.4	Programming Guidelines	1324
	9.14.5	Register List	1325
	9.14.6	Register Description	1325
9.15	CIR Tra	insmitter	1331
	9.15.1	Overview	1331
	0.15.3	Plack Diagram	1221





9.15.3 Functional Description						1332
9.15.4 Programming Guidelines				. V.S.	, (CS)(1334
9.15.5 Register List	Mes	Meg	Mes	ille	Me .	1335
9.15.6 Register Description						1335



્યું



Figures

n_i n_i n_i n_i n_i	y_i , y_i , y_i , y_i
Figure 9-1 TWI Block Diagram	861
Figure 9-2 Write Timing in 7-bit Standard Addressing Mode	863
Figure 9-3 Read Timing in 7-bit Standard Addressing Mode	
Figure 9-4 Write Timing in 10-bit Extended Addressing Mode	864
Figure 9-5 Read Timing in 10-bit Extended Addressing Mode	864
Figure 9-6 TWI Driver Write Packet Transmission	865
Figure 9-7 TWI Driver Read Packet Transmission	866
Figure 9-8 TWI Programming State Diagram	868
Figure 9-9 UART Block Diagram	888
Figure 9-10 UART Serial Data Format	
Figure 9-11 Application Diagram for RTS/CTS Autoflow Control	² / _{10,2}
Figure 9-12 RTS/CTS Autoflow Control Data Format	890
Figure 9-13 Application Diagram for IrDA Transceiver	890
Figure 9-14 Serial IrDA Data Format	890
Figure 9-15 Application Diagram for RS-485 Transceiver	891
Figure 9-16 RS-485 Data Format	891
Figure 9-17 UART Mode Baud and Error Rates	892
Figure 9-18 IrDA Mode Baud and Error Rates	893
Figure 9-19 RS485 Mode Baud and Error Rates	893
Figure 9-20 SPI Block Diagram	929
Figure 9-21 SPI Application Block Diagram	₁ 12 ²⁷
Figure 9-22 SPI Phase 0 Timing Diagram	932
Figure 9-23 SPI Phase 1 Timing Diagram	932
Figure 9-24 SPI 3-Wire Mode	933
Figure 9-25 SPI Dual-Input/Dual-Output Mode	934
Figure 9-26 SPI Dual I/O Mode	934
Figure 9-27 SPI Quad-Input/Quad-Output Mode	935
Figure 9-28 SPI Write/Read Data in CPU Mode	939
Figure 9-29 SPI Write/Read Data in DMA Mode	940
Figure 9-30 SPI_DBI Block Diagram	964





Figure 9-31 SPI Application Block Diagram	967
Figure 9-32 DBI Application Block Diagram	967
Figure 9-32 DBI Application Block Diagram Figure 9-33 SPI Phase 0 Timing Diagram	968
Figure 9-34 SPI Phase 1 Timing Diagram	968
Figure 9-35 SPI 3-Wire Mode	969
Figure 9-36 SPI Dual-Input/Dual-Output Mode	970
Figure 9-37 SPI Dual I/O Mode	970
Figure 9-38 SPI Quad-Input/Quad-Output Mode	971
Figure 9-39 DBI 3-Line Display Bus Serial Interface Writing Operation Format	973
Figure 9-40 DBI 3-Line Display Bus Serial Interface 8-bit Reading Operation Format	974
Figure 9-41 DBI 3-Line Display Bus Serial Interface 24-bit Reading Operation Format	974
Figure 9-42 DBI 3-Line Display Bus Serial Interface 32-bit Reading Operation Format	
Figure 9-43 DBI 4-Line Display Bus Serial Interface Writing Operation Format	976
Figure 9-44 DBI 4-Line Display Bus Serial Interface 8-bit Reading Operation Format	
Figure 9-45 DBI 4-Line Display Bus Serial Interface 24-bit Reading Operation Format	977
Figure 9-46 DBI 4-Line Display Bus Serial Interface 32-bit Reading Operation Format	977
Figure 9-47 RGB111 3-Line Interface Transmit Video Format	978
Figure 9-48 RGB444 3-Line Interface Transmit Video Format	978
Figure 9-49 RGB565 3-Line Interface Transmit Video Format	979
Figure 9-50 RGB666 3-Line Interface Transmit Video Format	979
Figure 9-51 RGB111 4-Line Interface Transmit Video Format	980
Figure 9-52 RGB444 4-Line Interface Transmit Video Format	980
Figure 9-53 RGB565 4-Line Interface Transmit Video Format	981
Figure 9-53 RGB565 4-Line Interface Transmit Video Format	981
Figure 9-55 RGB444 2 Data Lane Interface Transmit Video Format	982
Figure 9-56 RGB565 2 Data Lane Interface Transmit Video Format	983
Figure 9-57 RGB666 2 Data Lane Interface Transmit Video Format 0	984
Figure 9-58 RGB666 2 Data Lane Interface Transmit Video Format 1 (ilitek)	984
Figure 9-59 RGB666 2 Data Lane Interface Transmit Video Format 2 (New vision)	984
Figure 9-60 RGB888 2 Data Lane Interface Transmit Video Format	985
Figure 9-61 SPI Write/Read Data in CPU Mode	986
Figure 9-62 SPI Write/Read Data in DMA Mode	987
Figure 9-63 USB2.0 DRD Controller Block Diagram	1027





Figure 9-64 USB2.0 DRD Controller and PHY Connection Diagram	1028
Figure 9-65 USB2.0 Host Controller Block Diagram	1029
Figure 9-66 USB2.0 Host Controller and PHY Connection Diagram	1030
Figure 9-67 GPIO Block Diagram	1072
Figure 9-68 Pull up/down Logic	1078
Figure 9-69 IO Buffer Strength Diagram	1079
Figure 9-70 GPADC Block Diagram	1191
Figure 9-71 GPADC Clock and Timing Requirement	1193
Figure 9-72 GPADC Initial Process	1194
Figure 9-73 TPADC Single-Ended Mode for AUX ADC	1206
Figure 9-74 TPADC Differential Mode for Touch Panel	1207
Figure 9-75 Single Touch X-Coordinate Measurement for Touch Panel	1207
Figure 9-76 Dual Touch Detection for Touch Panel	1208
Figure 9-77 Touch Pressure Measurement for Touch Panel	1209
Figure 9-78 Pen Down Detection for Touch Panel	1210
Figure 9-79 Median and Averaging Filter Size	1210
Figure 9-80 Median and Averaging Filter Example	1211
Figure 9-81 LRADC Block Diagram	1220
Figure 9-82 LRADC Interrupt	1222
Figure 9-83 PWM Block Diagram	1230
Figure 9-84 PWM01 Clock Controller Diagram	1231
Figure 9-85 PWM01 Output Logic Module Diagram	1232
Figure 9-86 PWM0 High Level Active State	
Figure 9-86 PWM0 High Level Active State	1234
Figure 9-88 Phase of PWM0 High Level Active State	1234
Figure 9-89 PWM0 Output Waveform in Pulse Mode and Cycle Mode	1235
Figure 9-90 PWM01 Complementary Pair Output	1236
Figure 9-91 Dead-time Output Waveform	1236
Figure 9-92 Group 0~3 PWM Signal Output	1237
Figure 9-93 PWM01 Capture Logic Module Diagram	1238
Figure 9-94 PWM0 Channel Capture Timing	1239
Figure 9-95 LEDC Block Diagram	1270
Figure 9-96 LEDC Package Output Timing Diagram	1271





Figure 9-97 LEDC 1-frame Output Timing Diagram	1272
Figure 9-98 LEDC Input Data Structure	1272
Figure 9-98 LEDC Input Data Structure	1272
Figure 9-100 LEDC Data Input Code	1273
Figure 9-101 LEDC Data Transfer Mode	1273
Figure 9-102 LEDC Normal Configuration Process	1276
Figure 9-103 LEDC Timeout Abnormal Processing Flow	1278
Figure 9-104 FIFO Overflow Abnormal Processing Flow	
Figure 9-105 EMAC Block Diagram	1292
Figure 9-106 EMAC Typical Application	1294
Figure 9-107 EMAC RX/TX Descriptor List	1295
Figure 9-108 CIR_RX Block Diagram	
Figure 9-109 CIR_RX Clock System	1320
Figure 9-110 CIR_RX Application Diagram	
Figure 9-111 NEC Protocol	1321
Figure 9-112 Logical '0' and Logical '1' of NEC Protocol	1321
Figure 9-113 ATHR Definition	1322
Figure 9-114 ITHR Definition	1322
Figure 9-115 NTHR Definition	1322
Figure 9-116 APAM Definition	1323
Figure 9-117 CIR Receiver Process	1324
Figure 9-118 CIR_TX Block Diagram	1331
Figure 9-119 CIR_TX Clock Description	£1332
Figure 9-119 CIR_TX Clock Description	1333
Figure 9-121 CIR Message Timing Diagram	1333
Figure 9-122 CIR Transmitter Process	



Tables

in the things	M.	M. I	η_{i} , η_{i}	M,	, M.
Table 9-1 TWI Sub-blocks					861
Table 9-2 TWI External Signals					862
Table 9-3 TWI Clock Sources					862
Table 9-4 UART External Signals					888
Table 9-5 UART Clock Sources					889
Table 9-6 SPI Sub-blocks					929
Table 9-7 SPI External Signals					
Table 9-8 SPI Clock Sources					930
Table 9-9 SPI Transmit Format					932
Table 9-10 SPI Old Sample Mode and Run Cloo	:ks	7085	70gC	<u></u>	936
Table 9-11 SPI New Sample Mode				, Mr.	936
Table 9-12 SPI_DBI Sub-blocks			4		964
Table 9-13 SPI_DBI External Signals					965
Table 9-14 SPI_DBI Clock Sources					966
Table 9-15 SPI Transmit Format					968
Table 9-16 SPI Old Sample Mode and Run Cloo	:k				972
Table 9-17 SPI New Sample Mode					972
Table 9-18 USB2.0 DRD External Signals	/				1027
Table 9-19 USB2.0 Host External Signals		•••••			1030
Table 9-20 Multi-function Port					1072
Table 9-21 PB Multiplex Function	" My Coll.		ich _{est,} "ic	Car. Maria	1074
Table 9-22 PC Multiplex Function					1074
Table 9-23 PD Multiplex Function					1075
Table 9-24 PE Multiplex Function					1075
Table 9-25 PF Multiplex Function					1076
Table 9-26 PG Multiplex Function					1076
Table 9-27 Port Function					1078
Table 9-28 GPADC External Signals					1192
Table 9-29 GPADC Clock Sources					1192
Table 9-30 TPADC External Signals					1205





Table 9-31 LRADC External Signals	1221
Table 9-32 LRADC Clock Sources	1221
Table 9-32 LRADC Clock Sources Table 9-33 PWM External Signals	1230
Table 9-34 LEDC Sub-blocks	1270
Table 9-35 LEDC External Signals	1271
Table 9-36 LEDC Clock Sources	1271
Table 9-37 Time Parameters of Typical LED Specification	1273
Table 9-38 EMAC Pin Mapping	1292
Table 9-39 EMAC RGMII Pin List	1293
Table 9-40 EMAC RMII Pin List	1293
Table 9-41 EMAC Clock Characteristics	1294
Table 9-42 EMAC_EPHY_CLK_REGO Configuration Value	1299
Table 9-43 CIR_RX External Signals	1320
Table 9-44 CIR_TX External Signals	
ALLWIN	



9 Interfaces

9.1 TW

9.1.1 Overview

The Two Wire Interface (TWI) provides an interface between a CPU and any TWI-bus-compatible device that connects via the TWI bus. The TWI is designed to be compatible with the standard I2C bus protocol. The communication of the TWI is carried out by a byte-wise mode based on interrupt polled handshaking. Each device on the TWI bus is recognized by a unique address and can operate as either transmitter or receiver, a device connected to the TWI bus can be considered as master or slave when performing data transfers. Note that a master device is a device that initiates a data transfer on the bus and generates the clock signals to permit the transfer. During this transfer, any device addressed by this master is considered a slave.

The TWI has the following features:

- Compliant with I2C bus standard
- Supports standard mode (up to 100 kbit/s) and fast mode (up to 400 kbit/s)
- Supports 7-bit and 10-bit device addressing modes
- Supports master mode or slave mode
- Master mode features:
 - Supports the bus arbitration in the case of multiple master devices
 - Supports clock synchronization and bit and byte waiting
 - Supports packet transmission and DMA
- Slave mode features:
 - Interrupt on address detection
- The TWI controller includes one TWI engine and one TWI driver. And the TWI driver supports packet transmission and DMA mode when TWI works in master mode

9.1.2 Block Diagram

Figure 9-1 shows the block diagram of TWI.


Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.







Figure 9-1 TWI Block Diagram



TWI contains the following sub-blocks:

Table 9-1 TWI Sub-blocks

Sub-block	Description
RESET	Module reset signal
INT	Module output interrupt signal
CFG_REG	Module configuration register in TWI
PE	Packet encoding/decoding
CCU	Module clock controller unit
SEND_FIFO	The register address bytes and the written data bytes are buffered in SEND_FIFO
RECV_FIFO	The read data bytes are buffered in RECV_FIFO

The controller includes TWI engine and TWI driver. Each time the TWI engine sends a START signal, a STOP signal, or a BYTE data, or a corresponding ACK, the TWI engine will generate an interrupt, and wait for the CPU to process and clear the interrupt before the next START, STOP, or BYTE, ACK transmission can be performed. Therefore, when a device communication is completed, many interrupts will be generated, and the CPU needs to wait for the previous interrupt before it can configure the next one. The TWI driver defines each communication with the device as a packet transmission. The CPU can directly configure the slave address, register address and data transmission for one or more package transmissions without waiting for interruption, then start the TWI driver, and the TWI driver can control the TWI engine to complete a pre-configured communication, and report an interrupt to the CPU after completion.

MYCER



9.1.3 Functional Description

9.1.3.1 External Signals

The TWI controller has 4 TWI modules called TWI0, TWI1, TWI2, and TWI3. The following table describes the external signals of the TWI. The TWIn-SCK and TWIn-SDA are bidirectional I/O, when the TWI is configured as a master device, the TWIn-SCK is an output pin; when the TWI is configurable as a slave device, the TWIn-SCK is an input pin. When using TWI, the corresponding PADs are selected as TWI function via section 9.7 "GPIO".

Table 9-2 TWI External Signals

Signal	Description	Туре
TWI0-SCK	TWI0 Clock Signal	I/O, OD
TWI0-SDA	TWIO Serial Data	I/O, OD
TWI1-SCK	TWI1 Clock Signal	I/O, OD
TWI1-SDA	TW11 Serial Data	1/0, OD
TWI2-SCK	TWI2 Clock Signal	I/O, OD
TWI2-SDA	TWI2 Serial Data	I/O, OD
TWI3-SCK	TWI3 Clock Signal	I/O, OD
TWI3-SDA	TWI3 Serial Data	I/O, OD

9.1.3.2 Clock Sources

Each TWI controller has an input clock source. The following table describes the clock sources for TWI. After selecting a proper clock, users must open the gating of TWI and release the corresponding reset bit.

For more details on the clock setting, configuration, and gating information, see section 3.2 "CCU".

Table 9-3 TWI Clock Sources

Clock Sources	Description
APB1 Bus	TWI clock source. Refer to CCU for details on APB1.

9.1.3.3 Write/Read Timing in Standard and Extended Addressing Mode

This section is the 7-bit/10-bit addressing mode of the entire TWI protocol to read and write device registers. It can be achieved by directly using the TWI engine or using the TWI driver to control the TWI engine.

Figure 9-2 describes the write timing in 7-bit standard addressing mode.



Figure 9-2 Write Timing in 7-bit Standard Addressing Mode




Figure 9-4 describes the write timing in 10-bit extended address mode.



Figure 9-4 Write Timing in 10-bit Extended Addressing Mode




Figure 9-5 describes the read timing in 10-bit extended address mode.

Figure 9-5 Read Timing in 10-bit Extended Addressing Mode



9.1.3.4 Write/Read Packet Transmission of TWI Driver

The TWI driver is only supported for master mode. When the TWI works in master mode, the TWI driver drives the TWI engine for one or more packet transmission instead of the CPU host. Packet transmission is defined in the following figures. The register address bytes and the written data bytes are buffered in SEND_FIFO, the read data bytes are buffered in RECV_FIFO.

Megn



Figure 9-6 TWI Driver Write Packet Transmission







Figure 9-7 TWI Driver Read Packet Transmission



9.1.3.5 Master and Slave Mode of TWI Engine

In Master mode, the CPU host controls the TWI engine by writing command and data to its registers. The TWI engine transmits an interrupt to CPU when each time a byte transfer is done or a START/STOP command is detected. The CPU host can poll the status register if the interrupt mechanism is not disabled by the CPU host.

When the CPU host wants to start a bus transfer, it initiates a bus START to enter the master mode by setting TWI_CNTR[M_STA] to high. The TWI engine will assert the INT line and TWI_CNTR[INT_FLAG] to indicate a completion for the START command and each consequent byte transfer. At each interrupt, the CPU host needs

866 m



to check the current state by the <u>TWI_STAT</u> register. A transfer must conclude with the STOP command by setting <u>TWI_CNTR[M_STP]</u> to high.

In Slave mode, the TWI engine also constantly samples the bus and look for its own slave address during addressing cycles. Once a match is found, it is addressed, and the TWI engine interrupts the CPU host with the corresponding status. Upon request, the CPU host should read the status, read/write the TWI DATA register, and set the TWI CNTR register. After each byte transfer, a slave device always stops the operation of the remote master by holding the next low pulse on the SCL line until the CPU host responds to the status of the previous byte transfer or START command.

9.1.3.6 Generation of Repeated Start

After the data transfer, if the master still requires the bus, it can signal another Start followed by another slave address without signaling a Stop.

9.1.3.7 Programming State Diagram

Figure 9-8 shows the TWI programming state diagram. For the value between two states, see the <u>TWI_STAT</u> register in section 9.1.6.5.

M_SEND_S: master sends START signal;

M_SEND_ADDR: master sends slave address;

M_SEND_XADD: master sends slave extended address;

M_SEND_SR: master repeated start;

M_SEND_DATA: master sends data;

M_SEND_P: master sends STOP signal;

M_RECV_DATA: master receives data;


ARB_LOST: Arbitration lost;

C_IDLE: Idle.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 9-8 TWI Programming State Diagram



9.1.4 Programming Guidelines

The TWI controller operates in an 8-bit data format. The data on the TWI_SDA line is always 8 bits long. At first, the TWI controller sends a start condition. When in the addressing formats of 7-bit, the TWI sends out an 8-bit message which includes 7 MSB slave address and 1 LSB read/write flag. The least significant of the salve address indicates the direction of transmission. When the TWI works in 10-bit slave address mode, the operation will be divided into two steps, for details on the operation, refer to register description in Section 9.1.6.1 and 9.1.6.2.

The following takes the TWI module in the CPUX domain as an example.

9.1.4.1 Initialization for TWI Engine

To initialize the TWI engine, perform the following steps:

- **Step 1** Configure corresponding GPIO multiplex function as TWI mode.
- **Step 2** For TWIn, set <u>TWI_BGR_REG[TWIn_GATING]</u> in CCU module to 0 to close TWIn clock.
- **Step 3** For TWIn, set TWI_BGR_REG[TWIN_RST] in CCU module to 0, then set to 1 to reset TWIn.



- **Step 4** For TWIn, set TWI BGR REG[TWIn GATING] in CCU module to 1 to open TWIn clock.
- Step 5 Configure TWI_CCR[CLK_M] and TWI_CCR[CLK_N] to get the needed rate (The clock source of TWI is from APB1).
- Step 6 Configure <u>TWI_CNTR[BUS_EN]</u> and <u>TWI_CNTR[A_ACK]</u>, when using interrupt mode, set <u>TWI_CNTR[INT_EN]</u> to 1, and register the system interrupt. In slave mode, configure <u>TWI_ADDR</u> and <u>TWI_XADDR</u> registers to finish TWI initialization configuration.

9.1.4.2 Writing Data Operation for TWI Engine

To write data to the device, perform the following steps:

- **Step 1** Clear **TWI_EFR** register, and configure **TWI_CNTR**[M_STA] to 1 to transmit the START signal.
- Step 2 After the START signal is transmitted, the first interrupt is triggered, then write device ID to TWI_DATA
 (For a 10-bit device ID, firstly write the first byte ID, secondly write the second byte ID in the next interrupt).
- **Step 3** The Interrupt is triggered again after device ID transmission completes, write device data address to be read to TWI_DATA (For a 16-bit address, firstly write the first-byte address, secondly write the second-byte address).
- Step 4 Interrupt is triggered after data address transmission completes, write data to be transmitted to TWI_DATA (For consecutive write data operation, every byte transmission completion triggers interrupt, during interrupt write the next byte data to TWI_DATA).
- **Step 5** After transmission completes, write TWI_CNTR[M_STP] to 1 to transmit the STOP signal and end this write-operation.

9.1.4.3 Reading Data Operation for TWI Engine

To read data from the device, perform the following steps:

- **Step 1** Clear <u>TWI_EFR</u> register, and set <u>TWI_CNTR</u>[A_ACK] to 1, and configure <u>TWI_CNTR</u>[M_STA] to 1 to transmit the START signal.
- Step 2 After the START signal is transmitted, the first interrupt is triggered, then write device ID to TWI_DATA
 (For a 10-bit device ID, firstly write the first-byte ID, secondly write the second-byte ID in the next interrupt).
- **Step 3** The Interrupt is triggered again after device ID transmission completes, write device data address to be read to TWI_DATA (For a 16-bit address, firstly write the first-byte address, secondly write the second-byte address).

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.











- The Interrupt is triggered after data address transmission completes, write TWI_CNTR[M_STA] to 1 to transmit new START signal, and after interrupt triggers, write device ID to TWI_DATA to start read-operation.
- Step 5 After device address transmission completes, each receive completion will trigger an interrupt, in turn, read TWI_DATA to get data, when receiving the previous interrupt of the last byte data, clear C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\Hik50046436 Hik50051279[A_ACK] to stop acknowledge signal of the last byte.
- **Step 6** Write TWI CNTR[M_STP] to 1 to transmit the STOP signal and end this read-operation.

9.1.4.4 Initialization for TWI Driver

To initialize the TWI driver, perform the following steps:

- **Step 1** Configure corresponding GPIO multiplex function as TWI mode.
- **Step 2** For TWIn, set <u>TWI_BGR_REG[TWIn_GATING]</u> in CCU module to 0 to close TWIn clock.
- **Step 3** For TWIn, set <u>TWI_BGR_REG[TWIn_RST]</u> in CCU module to 0, then set to 1 to reset TWIn.
- Step 4 For TWIn, set TWI_BGR_REG[TWIN GATING] in CCU module to 1 to open TWIn clock.
- Step 5 Set TWI DRV CTRL[TWI_DRV_EN] to 1 to enable the TWI driver.
- Step 6 Configure TWI DRV BUS CTRL[CLK_M] and TWI DRV BUS CTRL[CLK_N] to get the needed rate (The clock source of TWI is from APB1).
- Step 7 Set TWI DRV CTRL[RESTART_MODE] to 0 and C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\ Hlk50051373 Hlk50051463[READ_TRAN_MODE] to 1, set TWI DRV INT CTRL[TRAN_COM_INT_EN] to 1.
- Step 8 When using DMA for data transmission, set <u>TWI DRV DMA CFG</u>[DMA_RX_EN] and <u>TWI DRV DMA CFG</u>[DMA_TX_EN] to 1, and configure <u>TWI DRV DMA CFG</u>[RX_TRIG] and TWI DRV DMA CFG[TX TRIG] to set the thresholds of RXFIFO and TXFIFO.

9.1.4.5 Writing Packet Transmission for TWI Driver

To write package to the device, perform the following steps:

- **Step 1** Configure <u>TWI_DRV_SLV[SLV_ID]</u> to set the device ID, and configure <u>TWI_DRV_SLV[CMD]</u> to 0 to set the write operation.
- Step 2 Configure TWI_DRV_FMT [ADDR_BYTE] according to the address width of the device register, and TWI_DRV_FMT [DATA_BYTE] according to the written data count in a packet.



- **Step 3** Configure TWI_DRV_CFG[PACKET_CNT] to set the written packet number.
- Step 4 Configure DMA channel, including TWI TXFIFO, device register address, and the written data.
- Step 5 Set C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\ Hlk50051463

 Hlk50051932[START_TRAN] to 1 to start TWI Driver transmission.
- **Step 6** When TWI driver transmission completes, the interrupt is triggered, it indicates that the write packet transmission ends.

9.1.4.6 Reading Packet Transmission for TWI Driver

To read package from the device, perform the following steps:

- **Step 1** Configure <u>TWI_DRV_SLV[SLV_ID]</u> to set the device ID, and configure <u>TWI_DRV_SLV[CMD]</u> to 1 to set the read operation.
- Step 2 Configure TWI DRV FMT[ADDR_BYTE] according to the address width of the device register, and TWI DRV FMT[DATA_BYTE] according to the read data count in a packet.
- **Step 3** Configure TWI DRV CFG[PACKET_CNT] to set the read packet number.
- **Step 4** Configure DMA channel, including TWI TXFIFO, TWI RXFIFO, device register address and the read data.
- Step 5 Set C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\ Hlk50051463
 Hlk50051932[START_TRAN] to 1 to start TWI Driver transmission.
- **Step 6** When TWI driver transmission completes, the interrupt is triggered, it indicates that the read packet transmission ends.

9.1.5 Register List

Module Name	Base Address	Mes	Mes	Mes	Mes	Mills
TWI0	0x02502000					
TWI1	0x02502400					
TWI2	0x02502800					
TWI3	0x02502C00					

Register Name	Offset	Description
TWI_ADDR	0x0000	TWI Slave Address Register
TWI_XADDR	0x0004	TWI Extended Slave Address Register
TWI_DATA	0x0008	TWI Data Byte Register



Register Name	Offset	Description
TWI_CNTR	0x000C	TWI Control Register
TWI_STAT-in	0x0010	TWI Status Register
TWI_CCR	0x0014	TWI Clock Control Register
TWI_SRST	0x0018	TWI Software Reset Register
TWI_EFR	0x001C	TWI Enhance Feature Register
TWI_LCR	0x0020	TWI Line Control Register
TWI_DRV_CTRL	0x0200	TWI_DRV Control Register
TWI_DRV_CFG	0x0204	TWI_DRV Transmission Configuration Register
TWI_DRV_SLV	0x0208	TWI_DRV Slave ID Register
TWI_DRV_FMT	0x020C	TWI_DRV Packet Format Register
TWI_DRV_BUS_CTRL 0x0210		TWI_DRV Bus Control Register
TWI_DRV_INT_CTRL 0x0214		TWI_DRV Interrupt Control Register
TWI_DRV_DMA_CFG	0x0218	TWI_DRV DMA Configure Register
TWI_DRV_FIFO_CON 0x021C		TWI_DRV FIFO Content Register
TWI_DRV_SEND_FIFO_ACC	0x0300	TWI_DRV Send Data FIFO Access Register
TWI_DRV_RECV_FIFO_ACC	0x0304	TWI_DRV Receive Data FIFO Access Register

9.1.6 Register Description

9.1.6.1 0x0000 TWI Slave Address Register (Default Value: 0x0000_0000)

Offset	Offset: 0x0000		Register Name: TWI_ADDR
Bit	Read/Write	Default/Hex	Description
31:8	1 MH/CO	PLACO 1	A WAS THE WAS THE
			SLA
			Slave Address
7:1	R/W	0x0	For 7-bit addressing, the bit[7:1] indicates:
/.1	K/VV		SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0
			For 10-bit addressing, the bit[7:1] indicates:
			1, 1, 1, 1, 0, SLAX[9:8]
			GCE
0	R/W	0x0	General Call Address Enable
U	N/ VV		0: Disable
			1: Enable



Mesi

NOTE OF

For 7-bit addressing:

SLA6 – SLA0 is the 7-bit address of the TWI in slave mode. When the TWI receives this address after a START condition, it will generate an interrupt and enter slave mode. (SLA6 corresponds to the first bit received from the TWI bus.) If GCE is set to '1', the TWI will also recognize the general call address (00h).

For 10-bit addressing:

When the address received starts with b'11110, the TWI recognizes b'11110 as the first part of a 10-bit address and if the next two bits match ADDR[2:1] (For example, SLAX9 and SLAX8 for the extended address of the device), it sends an ACK. (The device does not generate an interrupt at this point.) If the next byte of the address matches the XADDR register (SLAX7 – SLAX0), the TWI generates an interrupt and goes into slave mode.

9.1.6.2 0x0004 TWI Extend Address Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0004		Register Name: TWI_XADDR
Bit	Read/Write	Default/Hex	Description
31:8	1	1	/
			SLAX
7:0	R/W	0x0	Extend Slave Address
			SLAX[7:0]

9.1.6.3 0x0008 TWI Data Register (Default Value: 0x0000_0000)

Offset:	0x0008	Mes 1	Register Name: TWI_DATA
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	TWI_DATA
7.0	n/ vv	UXU	Data byte transmitted or received



9.1.6.4 0x000C TWI Control Register (Default Value: 0x0000_0000)

Offset	0x000C	My Car	Register Name: TWI_CNTR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
7	R/W	0x0	INT_EN Interrupt Enable 0: The interrupt line always low 1: The interrupt line will go high when INT_FLAG is set.
6	R/W	0x0	BUS_EN TWI Bus Enable 0: The TWI bus SDA/SCL is ignored and the TWI controller will not respond to any address on the bus. 1: The TWI will respond to call to its slave address — and to the general call address if the GCE bit in the ADDR register is set. Note: In master operation mode, this bit should be set to '1'.
5	R/WAC	0x0	M_STA Master Mode Start When the M_STA is set to '1', the TWI controller enters master mode and will transmit a START condition on the bus when the bus is free. If the M_STA bit is set to '1' when the TWI controller is already in master mode and one or more bytes have been transmitted, then a repeated START condition will be sent. If the M_STA bit is set to '1' when the TWI is accessed in slave mode, the TWI will complete the data transfer in slave mode then enter master mode when the bus has been released. The M_STA bit is cleared automatically after a START condition has been sent. Writing a '0' to this bit has no effect.
4	R/W1C	0x0	M_STP Master Mode Stop If the M_STP is set to '1' in master mode, a STOP condition is transmitted on the TWI bus. If the M_STP bit is set to '1' in slave mode, the TWI will indicate if a STOP condition has been received, but no STOP condition will be transmitted on the TWI bus. If both M_STA and M_STP bits are set, the TWI will first transmit the STOP condition (if in master mode), then transmit the START condition. The M_STP bit is cleared automatically. Writing a '0' to this bit has no effect.

MCSI

74



Offset:	Offset: 0x000C		Register Name: TWI_CNTR
Bit	Read/Write	Default/Hex	Description of the second of t
W.A.	Mes	My 1	TINT_FLAG WE
			Interrupt Flag
			The INT_FLAG is automatically set to '1' when any of the 28 (out
			of the possible 29) states is entered (see 'STAT Register' below).
3	R/W1C	0x0	The state that does not set INT_FLAG is state F8h. If the INT_EN bit is set, the interrupt line goes high when INT_FLAG is set to '1'. If
			the TWI is operating in slave mode, the data transfer is suspended
			when INT_FLAG is set and the low period of the TWI bus clock line
			(SCL) is stretched until '1' is written to INT_FLAG. The TWI clock
		CX	line is then released and the interrupt line goes low.
			A_ACK
		21	Assert Acknowledge
Mean	Mean	Near	When A_ACK is set to '1', an Acknowledge (low level on SDA) will be sent during the acknowledge clock pulse on the TWI bus if:
	M	11, 1	(1). Either the whole of a matching 7-bit slave address or the first
			or the second byte of a matching 10-bit slave address has been
			received.
2	R/W	0x0	(2). The general call address has been received and the GCE bit in the ADDR register is set to '1'.
	.,,,,	OAC	(3). A data byte has been received in master or slave mode.
			When A_ACK is '0', a Not Acknowledge (high level on SDA) will be
			sent when a data byte is received in master or slave mode.
			If A_ACK is cleared to '0' in slave transmitter mode, the byte in the
			DATA register is assumed to be the 'last byte'. After this byte has
			been transmitted, the TWI will enter state C8h then return to the idle state (status code F8h) when INT_FLAG is cleared.
20	20	20	The TWI will not respond as a slave unless A ACK is set.
1	1 Marsi	MINGS	The Marie Marie Marie
			CLK_COUNT_MODE
0	R/W	0x0	0: scl clock high period count on oscl
			1: scl clock high period count on iscl

9.1.6.5 0x0010 TWI Status Register (Default Value: 0x0000_00F8)

Offset:	Offset: 0x0010		Register Name: TWI_STAT
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/



	0x0010	Register Name: TWI_STAT
Bit	Read/Write Default/	Hex Description
Pitch (Market)		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offs	set: 0x0010		Register Name: TWI_STAT
Bit	Read/Wri	te Default/Hex	Description
My.	My	My .	0xD8: Second Address byte + Write bit transmitted, ACK not
			received
			0xF8: No relevant status information, INT_FLAG=0
			Others: Reserved

9.1.6.6 0x0014 TWI Clock Register (Default Value: 0x0000_0080)

Offset:	0x0014		Register Name: TWI_CCR
Bit	Read/Write	Default/Hex	Description
31:8	1	1	
ANGERT 7	R/W	0x1	CLK_DUTY Setting duty cycle of clock as master 0: 50% 1: 40%
6:3	R/W	0x0	CLK_M The TWI SCL output frequency, in master mode, is F1/10: F1 = F0/(CLK_M + 1) Fscl = F1/10 = Fin/(2^CLK_N * (CLK_M + 1)*10) Specially, Fscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to the delay of SCL sample debounce.
2:0	R/W	OxO	CLK_N The TWI bus is sampled by the TWI at the frequency defined by F0: Fsamp = F0 = Fin/2^CLK_N The TWI SCL output frequency, in master mode, is F1/10: F1 = F0/(CLK_M + 1) Fscl = F1/10 = Fin/(2^CLK_N * (CLK_M + 1)*10) Specially, Fscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due to
2.0	ivy vv	UAU	the delay of SCL sample debounce. For Example: Fin = 24 MHz (APB clock input) For 400 kHz full speed 2-wire, CLK_N = 1, CLK_M = 2 F0 = 24 MHz/2^1 = 12 MHz, F1 = F0/(10*(2+1)) = 0.4 MHz For 100 kHz standard speed 2-wire, CLK_N = 1, CLK_M = 11 F0 = 24 MHz/2^1 = 12 MHz, F1 = F0/(10*(11+1)) = 0.1 MHz



9.1.6.7 0x0018 TWI Soft Reset Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0018		Register Name: TWI_SRST
Bit	Read/Write	Default/Hex	Description
31:1	/	1	/
0	R/WAC	0x0	SOFT_RST Soft Reset Write '1' to this bit to reset the TWI and clear to '0' when completing Soft Reset operation.

9.1.6.8 0x001C TWI Enhance Feature Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: TWI_EFR
Bit	Read/Write	Default/Hex	Description of Mark Mark
31:2	/	1	
	R/W	0x0	DBN
			Data Byte Number Follow Read Command Control
1:0			00: No data byte can be written after the read command
1.0			01: Only 1-byte data can be written after the read command
			10: 2-bytes data can be written after the read command
			11: 3-bytes data can be written after the read command

9.1.6.9 0x0020 TWI Line Control Register (Default Value: 0x0000_003A)

Offset	: 0x0020	"ICSI"	Register Name: TWI_LCR	"ICSI"	JC8L	"ICSIL
Bit	Read/Write	Default/Hex	Description	M,	M.	M.,
31:6	1	/	/			
		0x1	SCL_STATE			
5	R		Current State of TWI_SCL			
3	N		0: Low			
			1: High			
		0x1	SDA_STATE			
4	R		Current State of TWI_SDA			
	K		0: Low			
			1: High			



Offset:	0x0020		Register Name: TWI_LCR
Bit	Read/Write	Default/Hex	Description & A
all?	ill	in the	SCL_CTL WAY WAY WAY WAY
			TWI_SCL Line State Control Bit
3	R/W	0x1	When the line control mode is enabled (bit[2] is set), this bit
	1,4 **	OXI	decides the output level of TWI_SCL.
			0: Output low level
			1: Output high level
			SCL_CTL_EN
			TWI_SCL Line State Control Enable
2	R/W	0x0	When this bit is set, the state of TWI_SCL is controlled by the value
_	IV VV	OXO	of bit[3].
			0: Disable TWI_SCL line control mode
			1: Enable TWI_SCL line control mode
Mycan	Hear	il year	SDA_CTL NOT NOT NOT NOT
<i>y</i> .	. W.	71, 1	TWI_SDA Line State Control Bit
1	R/W	0x1	When the line control mode is enabled (bit[0] is set), this bit
	.,	ONI	decides the output level of TWI_SDA.
			0: Output low level
			1: Output high level
			SDA_CTL_EN
			TWI_SDA Line State Control Enable
0	R/W	0x0	When this bit is set, the state of TWI_SDA is controlled by the value
			of bit[1].
			0: Disable TWI_SDA line control mode
			1: Enable TWI_SDA line control mode

Megil

Market Market Market Market

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



9.1.6.10 0x0200 TWI_DRV Control Register (Default Value: 0x00F8_1000)

0x0%

000: OK 001: FAIL

Other: Reserved

Offset	Offset: 0x0200		Register Name: TWI_DRV_CTRL
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	START_TRAN Start transmission 0: Transmission idle 1: Start transmission Automatically cleared to '0' when finished. If the slave is not responding for the expected status over the time defined by TIMEOUT, the current transmission will stop. All setting formats and data will be loaded from registers and FIFO when the transmission starts.
30	/	1	7
nh/car	R/W	OxO	RESTART_MODE Restart mode 0: RESTART
	10,00	ONO	1: STOP+START
			Define the TWI_DRV action after sending the register address.
28	R/W	0x0	READ_TRAN_MODE Read transition mode 0: Send slave_id+W 1: Not send slave_id+W Setting this bit to 1 if reading from a slave in which the register width is equal to 0.
			TRAN_RESULT Transition result

1081

27:24

MAGO



Offset:	0x0200		Register Name: TWI_DRV_CTRL
Bit	Read/Write	Default/Hex	Description &
	My	while i	TWI_STA with the status
			0x00: bus error 0x08: START condition transmitted 0x10: Repeated START condition transmitted
			0x18: Address + Write bit transmitted, ACK received
			0x20: Address + Write bit transmitted, ACK not received
23:16	R	0xf8	0x28: Data byte transmitted in master mode, ACK received
25.10	N	UXIO	0x30: Data byte transmitted in master mode, ACK not received
			0x38: Arbitration lost in address or data byte
			0x40: Address + Read bit transmitted, ACK received
			0x48: Address + Read bit transmitted, ACK not received
Mican	ilAcsu	"West	0x50: Data byte received in master mode, ACK received
3.	14.	24, 2	0x58: Data byte received in master mode, ACK not received
			0x01: Timeout when sending the 9 th SCL clock
			Other: Reserved
			TIMEOUT_N
			Timeout number
15:8	R/W	0x10	When sending the 9 th clock, assert fail signal when the slave device
			does not respond after N*F _{SCL} cycles. And the software must do a
			reset to the TWI_DRV module and send a stop condition to slave.
7:2	/	/	/
			SOFT_RESET
1	R/W	0x0	Software reset
altyCall	Whitell	whycer	0: Normal (1: Reset Indeed Ind
			TWI_DRV_EN
0	R/W	0x0	TWI driver enable
0	IN/ VV	UXU	0: Module disable
			1: Module enable (only use in TWI Master Mode)

MAN



9.1.6.11 0x0204 TWI_DRV Transmission Configuration Register (Default Value: 0x0000_0001)

Offset: 0x0204			Register Name: TWI_DRV_CFG
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	PKT_INTERVAL Define the interval between each packet for PKT_INTERVAL F _{SCL} cycles.
15:0	R/W	0x1	PACKET_CNT The FIFO data is transmitted as PACKET_CNT packets in current format.

9.1.6.12 0x0208 TWI_DRV Slave ID Register (Default Value: 0x0000_0000)

Offset:	0x0208	yean	Register Name: TWI_DRV_\$LV
Bit	Read/Write	Default/Hex	Description
31:16	1	1	/
			SLV_ID Slave device ID
15:9	R/W	0x0	For 7-bit addressing, the bit[7:1] indicates:
15.9	R/ W	OXO	SLA6, SLA5, SLA4, SLA3, SLA2, SLA1, SLA0
			For 10-bit addressing, the bit[7:1] indicates:
			1, 1, 1, 0, SLAX[9:8]
			CMD
8	R/W	0x0	R/W operation to slave device
0	N/ VV		0: Write
Call	182	,call	1:Read
ile)	West	a Kilin	SLV_ID_X Me Me Me Me
7:0	R/W	0x0	SLAX[7:0]
			The low 8 bits for slave device ID with 10-bit addressing.

9.1.6.13 0x020C TWI_DRV Packet Format Register (Default Value: 0x0001_0001)

Offset:	0x020C		Register Name: TWI_DRV_FMT
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/



Offset: 0x020C			Register Name: TWI_DRV_FMT
Bit	Read/Write	Default/Hex	Description &
My.	No.	in the	ADDR_BYTE WITH WITH WITH WITH
23:16	R/W	0x1	How many bytes be sent as slave device reg address
			0~255
			DATA_BYTE
15:0	R/W	0x1	How many bytes be sent/received as data
			1~65535

9.1.6.14 0x0210 TWI_DRV Bus Control Register (Default Value: 0x0000_80C0)

Offset	:: 0x0210		Register Name: TWI_DRV_BUS_CTRL
Bit	Read/Write	Default/Hex	Description
31:17	1 white	Mills 1	The same same same same same
			CLK_COUNT_MODE
16	W	0x0	Clock count mode
10	VV	UXU	0: scl clock high period count on oscl
			1: scl clock high period count on iscl
		100. 1	CLK_DUTY
15	R/W	0x1	Setting duty cycle of clock as Master
	TO VV	/ UXI	0: 50%
			1: 40%
14:12	R/W	0x0	CLK_N
14.12	IX) VV	UXU	TWI_DRV bus sampling clock F0=24MHz/2^CLK_N
,car		cal.	CLK_M
11:8	R/W	0×0	TWI_DRV output SCL frequency is F _{SCL} =F1/10=(F0/(CLK_M+1))/10
			Specially, Foscl = F1/11 when CLK_M=0 and CLK_DUTY=40% due
			to the delay of SCL sample debounce.
7	R	0x1	SCL_STA
			SCL current status
6	R	R 0x1	SDA_STA
	0 N		SDA current status
5:4	/	1	/
2	D /\A/	0v0	SCL_MOV
3	3 R/W	W 0x0	SCL manual output value



Offse	t: 0x0210		Register Name: TWI_DRV_BUS_CTRL
Bit	Read/Write	Default/Hex	Description &
Med and	nich der	My i	SDA_MOVATE AND
2	R/W	0x0	SDA manual output value
1	R/W	0x0	SCL_MOE
1	K/VV	UXU	SCL manual output enable
	0 0/44	0.0	SDA_MOE
0 R/W	0x0	SDA manual output enable	

9.1.6.15 0x0214 TWI_DRV Interrupt Control Register (Default Value: 0x0000_0000)

Offset:	0x0214		Register Name: TWI_DRV_INT_CTRL
Bit	Read/Write	Default/Hex	Description &
31:18	1 4/14	in This	ed me, me, me, me, me,
19	R/W	0x0	RX_REQ_INT_EN
			If set, an interrupt is sent when RX_REQ_PD sets.
18	R/W	0x0	TX_REQ_INT_EN
10	1,7 00	OXO	If set, an interrupt is sent when TX_REQ_PD sets.
17	R/W 0x0	0x0	TRAN_ERR_INT_EN
17	N/ VV	V OXO	If set, an interrupt is sent when TRAN_ERR_PD sets.
16	R/W	0x0	TRAN_COM_INT_EN
10	K/ VV		If set, an interrupt is sent when TRAN_COM_PD sets.
15:4	1	1	/
2	R/W1C	0x0	RX_REQ_PD
3	K/WIC	OXO	Set when the data byte number in RECV_FIFO reaches RX_TRIG.
M.	Mes	MIL	TX_REQ_PD WEST AND
2	R/W1C	0x0	Set when there is no less than DMA_TX_TRIG empty byte number
			in SEND_FIFO.
1	ı R/W1C	/W1C 0x0	TRAN_ERR_PD
	., *****	- CAO	Packet transmission failure pending
0	R/W1C	0x0	TRAN_COM_PD
U	K/WIC UXU	Packet transmission completion pending	



9.1.6.16 0x0218 TWI_DRV DMA Configure Register (Default Value: 0x0010_0010)

Offset: 0x0218			Register Name: TWI_DRV_DMA_CFG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	1
24	R/W	0x0	DMA_RX_EN
24			DMA RX Enable
23:22	/	1	1
	R/W	0x10	RX_TRIG
			RX trigger
21:16			When DMA_RX_EN is set, send DMA RX Req when the data byte
			number in RECV_FIFO reaches RX_TRIG, or the read transmission
			is completed, the data of RECV_FIFO does not reach RX_TRIG but
			as long as the RECV_FIFO is not empty.
15:9	7 19681	Village.	
8	R/W	0x0	DMA_TX_EN
0			DMA TX Enable
7:6	1	1	1
5:0	R/W	0x10	TX_TRIG
			TX trigger
			When DMA_TX_EN is set, send DMA TX Req when the space of
			SEND_FIFO (FIFO Level – data volume) reaches TX_TRIG.

9.1.6.17 0x021C TWI_DRV FIFO Content Register (Default Value: 0x0000_0000)

Offset: 0x021C			Register Name: TWI_DRV_FIFO_CON
Bit	Read/Write	Default/Hex	Description W W W
31:23	/	1	/
22	R/WAC	0x0	RECV_FIFO_CLEAR
			Set this bit to clear RECV_FIFO pointer, and this bit is cleared
			automatically.
21:16	R	0x0	RECV_FIFO_CONTENT
			The number of data in RECV_FIFO
15:7	/	/	/
			SEND_FIFO_CLEAR
6	R/WAC	0x0	Set this bit to clear SEND_FIFO pointer, and this bit is cleared automatically.



				_	
		. (-9	ò	
N	ò	7	,		
Ŋ	'				

Offset: 0x021C			Register Name: TWI_DRV_FIFO_CON
Bit	Read/Write	Default/Hex	Description &
1/1/2 F.O	O R	0x0	SEND_FIFO_CONTENT with with with the second
5:0			The number of data in SEND_FIFO

9.1.6.18 0x0300 TWI_DRV Send Data FIFO Access Register (Default Value: 0x0000_0000)

Offset: 0x0300			Register Name: TWI_DRV_SEND_FIFO_ACC	
Bit	Read/Write	Default/Hex	Description	
31:8	/	1 (3	/	
			SEND_DATA_FIFO	
7:0	W	0x0	Address of a 32x8 SEND_FIFO, which stores reg address and data	
Teal!	Tisa	Car	sending to the slave device	

"WACSL

9.1.6.19 0x0304 TWI_DRV Receive Data FIFO Access Register (Default Value: 0x0000_0000)

Offset: 0x0304			Register Name: TWI_DRV_RECV_FIFO_ACC	
Bit	Read/Write	Default/Hex	Description	
31:8	/	1	1	
			RECV_DATA_FIFO	
7:0	R	0x0	Address of a 32x8 RECV_FIFO, which stores data received from the	
			slave device.	

WACSU



Acst. "HAcst.



inycar

Medi

MACSIC

MHYCAR



9.2 UART

9.2.1 Overview

The universal asynchronous receiver transmitter (UART) provides an asynchronous serial communication with external devices, modem (data carrier equipment, DCE). It performs serial-to-parallel conversion on the data received from peripherals and transmits the converted data to the internal bus. It also performs parallel-to-serial conversion on the data that is transmitted to peripherals.

The UART has the following features:

- Compatible with industry-standard 16450/16550 UARTs
- Supports IrDA-compatible slow infrared (SIR) format
- Two separate FIFOs: one is RX FIFO, and the other is TX FIFO
 - Each of them is 64 bytes (For UARTO)
 - Each of them is 256 bytes (For UART1, UART2, UART3, UART4, and UART5)
- The working reference clock is from the APB bus clock
 - Speed up to 4 Mbit/s with 64 MHz APB clock
 - Speed up to 1.5 Mbit/s with 24 MHz APB clock
- 5 to 8 data bits for RS-232 characters, or 9 bits RS-485 format
- 1, 1.5 or 2 stop bits
- Programmable parity (even, odd, or no parity)
- Supports TX/RX DMA slave controller interface
- Supports software/hardware flow control
- Supports RX DMA Master interface (Only for UART1)
- Supports auto-flow by using CTS & RTS (Only for UART1/2/3)

9.2.2 Block Diagram

Figure 9-9 shows a block diagram of the UART.






M,

Maj



Figure 9-9 UART Block Diagram



9.2.3 Functional Description

9.2.3.1 External Signals

The following table describes the external signals of UART.

Table 9-4 UART External Signals

Signal	Description	Туре
UARTO-TX	UARTO Data Transmit	0
UARTO-RX	UARTO Data Receive	
UART1-TX	UART1 Data Transmit	o with with o
UART1-RX	UART1 Data Receive	1
UART1-CTS	UART1 Data Clear to Send	1
UART1-RTS	UART1 Data Request to Send	0
UART2-TX	UART2 Data Transmit	0
UART2-RX	UART2 Data Receive	1
UART2-CTS	UART2 Data Clear to Send	1
UART2-RTS	UART2 Data Request to Send	0
UART3-TX	UART3 Data Transmit	0
UART3-RX	UART3 Data Receive	1





Signal	Description	Туре	
UART3-CTS	UART3 Data Clear to Send		
UART3-RTS	UART3 Data Request to Send	iles sies	o with with o
UART4-TX	UART4 Data Transmit	0	
UART4-RX	UART4 Data Receive		_
UART5-TX	UART5 Data Transmit		0
UART5-RX	UART5 Data Receive	16 S	T

9.2.3.2 Clock Sources

The following table describes the clock sources of UART.

Table 9-5 UART Clock Sources


Clock Sources	Description	MACO	MyCo	MyCo	Mylo	Myco
APB1 Bus	UART clock so	ource. Ref	er to CCU for	details on A	PB1.	

9.2.3.3 Typical Applications and Timing Diagram

UART Serial Data Format

The following figure shows the UART serial data format. The start bit, data bit, parity bit, and stop bit can be configured.

Figure 9-10 UART Serial Data Format



Using UART for RTS/CTS Autoflow Control

Figure 9-11 shows the typical application diagram for RTS/CTS autoflow control. Figure 9-12 shows the data format of the RTS/CTS autoflow control.



Figure 9-11 Application Diagram for RTS/CTS Autoflow Control





Figure 9-12 RTS/CTS Autoflow Control Data Format



Using UART for Serial IrDA

Figure 9-13 shows the application diagram for the IrDA transceiver. Figure 9-14 shows the data format of the serial IrDA.

Figure 9-13 Application Diagram for IrDA Transceiver





Figure 9-14 Serial IrDA Data Format





Using UART for RS-485

Figure 9-15 shows the application diagram for the RS-485 transceiver. Figure 9-16 shows the data format of the RS-485.

Figure 9-15 Application Diagram for RS-485 Transceiver





Figure 9-16 RS-485 Data Format



9.2.3.4 UART Operating Mode

Data Frame Format

The <u>UART_LCR</u> register can set the basic parameter of a data frame: data width (5 to 8 bits), stop bit number (1/1.5/2), parity type.

A frame transfer of the UART includes the start signal, data signal, parity bit, and stop signal. The LSB is transmitted first.

- Start signal (start bit): It is the start flag of a data frame. According to the UART protocol, the low level of the TXD signal indicates the start of a data frame. When the UART transmits data, the level needs to hold high.
- Data signal (data bit): The data bit width can be configured as 5-bit, 6-bit, 7-bit, and 8-bit through different applications.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



- Parity bit: It is a 1-bit error correction signal. Parity bit includes odd parity, even parity. The UART can
 enable and disable the parity bit by setting the <u>UART_LCR</u> register.
- Stop Signal (stop bit): It is the stop bit of a data frame. The stop bit can be set to 1-bit, 1.5-bit, and 2-bit by the <u>UART_LCR</u> register. The high level of the TXD signal indicates the end of a data frame.

Baud and Error Rates

The baud rate is calculated as follows: Baud rate = SCLK/(16 * divisor).

The SCLK is usually APB1 and can be set in section 3.2 "CCU".

The divisor is frequency divider of UART. The frequency divider has 16-bit, the low 8-bit is in the <u>UART_DLL</u> register, the high 8-bit is in the <u>UART_DLH</u> register.

The relationship between the different UART mode and the error rate is as follows.

Figure 9-17 UART Mode Baud and Error Rates

Clock source	Divisor	Baud rate	Over sampling	Error (%)
24000000	5000	300	16	0
24000000	2500	600	16	0
24000000	1250	1200	16	0
24000000	625	2400	16	0
24000000	313	4800	16	-0.16
24000000	156	9600	16	0.16
24000000	78	19200	16	0.16
24000000	39	38400	16	0.16
24000000	26	57600	16	0.16
2400000	13 Mest Mest	115200	16 Myself	0.16
48000000	13	230400	16	0.16
64000000	7	576000	16	-0.794
75000000	5	921600	16	1.725
48000000	3	1000000	16	0
24000000	1	1500000	16	0
48000000	1	3000000	16	0
6400000	1	4000000	16	0







Figure 9-18 IrDA Mode Baud and Error Rates

Clock source	Divisor	Baud rate	Encoding	Error(%)
24000000	5000	300	3/16	0,1111
24000000	2500	600	3/16	0
24000000	1250	1200	3/16	0
24000000	625	2400	3/16	0
24000000	313	4800	3/16	-0.16
24000000	156	9600	3/16	0.16
24000000	78	19200	3/16	0.16
24000000	39	38400	3/16	0.16
24000000	26	57600	3/16	0.16
24000000	13	115200	3/16	0.16

Figure 9-19 RS485 Mode Baud and Error Rates

Clock source	Divisor	Baud rate	Encoding	Error (%)
24000000	5000	300	16	0
24000000	2500	600	16	0
24000000	1250	1200	16	0
24000000	625	2400	16	0
24000000	313	4800	16	-0.16
24000000	156	9600	16	0.16
24000000	78	19200	16	0.16
24000000	39	38400	16	0.16
24000000 1111	26/17/0° 1/17/0°	57600/11	16 16	0.16
24000000	13	115200	16	0.16

DLAB Definition

The DLAB control bit (<u>UART_LCR[7]</u>) is the access control bit of the divisor Latch register.

If DLAB is 0, then the 0x00 offset address is the <u>UART_RBR/UART_THR</u> (RX/TX FIFO) register, and the 0x04 offset address is the <u>UART_IER</u> register.

If DLAB is 1, then the 0x00 offset address is the <u>UART_DLL</u> register, and the 0x04 offset address is the <u>UART_DLH</u> register.



When the UART initials, the divisor needs to be set. That is, writing 1 to DLAB can access the <u>UART_DLL</u> and <u>UART_DLH</u> register, after finished the configuration, writing 0 to DLAB can access the <u>UART_RBR/UART_THR</u> register.

CHCFG_AT_BUSY Definition

The function of the CHCFG_AT_BUSY (<u>UART_HALT[1]</u>) and CHANGE_UPDATE (<u>UART_HALT[2]</u>) are as follows.

CHCFG_AT_BUSY: Enable the bit, the software can also set the UART controller when UART is busy, such as the UART LCR, UART_DLH, UART_DLL register.

CHANGE_UPDATE: If CHCFG_AT_BUSY is enabled, and CHANGE_UPDATE is written to 1, the configuration of the UART controller can be updated. After completed the update, the bit is cleared to 0 automatically.

Setting divisor performs the following steps:

- Step 1 Write 1 to CHCFG_AT_BUSY to enable "configure at busy"
- Step 2 Write 1 to DLAB (<u>UART_LCR[7]</u>) and set the <u>UART_DLH</u> and <u>UART_DLL</u> registers.
- **Step 3** Write 1 to CHANGE_UPDATE to update the configuration. The bit is cleared to 0 automatically after completing the update.

UART Busy Flag

The **<u>UART USR</u>**[0] is a busy flag of the UART controller.

When the TX transmits data, or the RX receives data, or the TX FIFO is not empty, or the RX FIFO is not empty, then the busy flag bit can be set to 1 by hardware, which indicates the UART controller is busy.

9.2.4 Programming Guidelines

The following takes the UART module in the CPUX domain as an example.

9.2.4.1 Initialization

Step 1 System Initialization

- Configure <u>APB1 CFG REG</u> in the CCU module to set the APB1 bus clock (The clock is 24MHz by default).
- Set <u>UART_BGR_REG[UARTx_GATING]</u> to 1 to enable the module clock, and set <u>UART_BGR_REG[UARTx_RST]</u> to 1 to de-assert the module.

Step 2 UART Controller Initialization



- IO configuration: Configure GPIO multiplex as UART function, and set UART pins to internal pull-up mode (For detail, see the description in section 9.7 "GPIO").
- Baud-rate configuration:
 - Set UART baud-rate (refer to section 9.2.3.4);
 - Write UART_FCR[FIFOE] to 1 to enable TX/RX FIFO;
 - Write <u>UART_HALT[HALT_TX]</u> to 1 to disable TX transfer;
 - > Set <u>UART_LCR[DLAB]</u> to 1, remain default configuration for other bits; set 0x00 offset address to the <u>UART_DLL</u> register, set 0x04 offset address to the <u>UART_DLH</u> register;
 - Write the high 8-bit of divisor to the <u>UART_DLH</u> register, and write the low 8-bit of divisor to the <u>UART_DLL</u> register;
 - Set <u>UART LCR[DLAB]</u> to 0, remain default configuration for other bits; set 0x00 offset address to the <u>UART RBR/UART THR</u> register, set 0x04 offset address to the <u>UART IER</u> register;
 - Set <u>UART_HALT[HALT_TX]</u> to 0 to enable TX transfer.

Step 3 Controller Parameter Configuration

- Set data width, stop bits, and even/odd parity type by writing the **UART_LCR** register.
- Reset, enable FIFO and set FIFO trigger condition by writing the UART_FCR register.
- Set the flow control parameter by writing the <u>UART_MCR</u> register.

Step 4 Interrupt Configuration

- Configure UART interrupt vector number to request UART interrupt (Refer to section 3.8 "PLIC" module for interrupt vector number).
- In DMA mode, write <u>UART IER</u> to 0 to disable interrupt; write <u>UART HSK</u>[Handshake configuration] to 0xE5 to set DMA handshake mode; write <u>UART FCR</u>[DMAM] to 1 to set DMA transmission/reception mode; set DMA parameter and request DMA interrupt according to DMA configuration process.
- In Interrupt mode, configure <u>UART_IER</u> to enable the corresponding interrupt according to requirements: such as transmit (TX) interrupt, receive (RX) interrupt, receive line status interrupt, RS48 interrupt, etc. (Here TX/RX interrupt is usually used).

9.2.4.2 Transferring/Receiving Data in Query Mode

Data transfer



- **Step 1** Write data to **UART THR** to start data transfer.
- Step 2 Check TX_FIFO status by reading UART_USR [TFNF]. If the bit is 1, data can continue to be written; if the bit is 0, wait for data transfer, and data cannot continue to write until FIFO is not full.

Data receive

- **Step 1** Check RX FIFO status by reading **UART_USR**[RFNE].
- Step 2 Read data from **UART_RBR** if RX_FIFO is not empty.
- **Step 3** If <u>UART_USR[RFNE]</u> is 0, data is received completely.

9.2.4.3 Transferring/Receiving Data in Interrupt Mode

Data transfer

- Set **UART IER**[ETBEI] to 1 to enable the *UART transmission interrupt*.
- **Step 2** Write the data to be transmitted to **UART_THR**.
- Step 3 When the data of TX_FIFO meets trigger condition (such as FIFO/2, FIFO/4), the UART transfer interrupt is generated.
- Step 4 Check UART USR[TFE] and determine whether TX FIFO is empty. If UART USR[TFE] is 1, it indicates that the data in TX_FIFO is transmitted completely.
- **Step 5** Clear **UART IER**[ETBEI] to 0 to disable transfer interrupt.

Data receive

- Step 1 Set **UART IER**[ERBFI] to 1 to enable the UART reception interrupt.
- Step 2 When the received data from RX_FIFO meets trigger condition (such as FIFO/2, FIFO/4), the UART receive interrupt is generated.
- **Step 3** Read data from **UART_RBR**.
- Step 4 Check RX_FIFO status by reading <u>UART_USR[RFNE]</u> and determine whether to read data. If the bit is 1, continue to read data from UART_RBR until UART_USR[RFNE] is cleared to 0, which indicates data is received completely.



9.2.4.4 Transferring/Receiving Data in DMA Mode

Data transfer

- **Step 1** Configure the UART DMA interrupt according to the initialization process.
- **Step 2** Configure DMA data channel, including the transfer source address, the transfer destination address, the number of data to be transferred, and the transfer type, and so on. (For details, see section 3.9 "DMAC").
- **Step 3** Enable the DMA transfer function of the UART by setting the register of the DMA module.
- **Step 4** Determine whether UART data is transferred completely based on the DMA status. If all data is transferred completely, disable the DMA transfer function of the UART.

Data receive

- Step 1 Configure DMA data channel, including the transfer source address, the transfer destination address, the number of data to be transferred, and the transfer type, and so on. (For details, see section 3.9 "DMAC").
- **Step 2** Enable the DMA receive function of the UART by setting the register of the DMA module.
- **Step 3** Determine whether UART data is received completely based on the DMA status. If all data is received completely, disable the DMA receive function of the UART.

9.2.5 Register List

Module Name	Base Address
UARTO	0x02500000
UART1	0x02500400 get get get
UART2	0x02500800
UART3	0x02500C00
UART4	0x02501000
UART5	0x02501400

Register Name	Offset	Description
UART_RBR	0x0000	UART Receive Buffer Register
UART_THR	0x0000	UART Transmit Holding Register
UART_DLL	0x0000	UART Divisor Latch Low Register







Register Name	Offset	Description
UART_DLH	0x0004	UART Divisor Latch High Register
UART_IER WART	0x0004	UART Interrupt Enable Register
UART_IIR	0x0008	UART Interrupt Identity Register
UART_FCR	0x0008	UART FIFO Control Register
UART_LCR	0x000C	UART Line Control Register
UART_MCR	0x0010	UART Modem Control Register
UART_LSR	0x0014	UART Line Status Register
UART_MSR	0x0018	UART Modem Status Register
UART_SCH	0x001C	UART Scratch Register
UART_USR	0x007C	UART Status Register
UART_TFL	0x0080	UART Transmit FIFO Level Register
UART_RFL	0x0084	UART Receive FIFO Level Register
NUART_HSK	0x0088	UART DMA Handshake Configuration Register
UART_DMA_REQ_EN	0x008C	UART DMA Request Enable Register
UART_HALT	0x00A4	UART Halt TX Register
UART_DBG_DLL	0x00B0	UART Debug DLL Register
UART_DBG_DLH	0x00B4	UART Debug DLH Register
UART_A_FCC	0x00F0	UART FIFO Clock Control Register
UART_A_RXDMA_CTRL	0x0100	UART RXDMA Control Register
UART_A_RXDMA_STR	0x0104	UART RXDMA Start Register
UART_A_RXDMA_STA	0x0108	UART RXDMA Status Register
UART_A_RXDMA_LMT	0x010C	UART RXDMA Limit Register
UART_A_RXDMA_SADDRL	0x0110	UART RXDMA Buffer Start Address Low Register
UART_A_RXDMA_SADDRH	0x0114	UART RXDMA Buffer Start Address High Register
UART_A_RXDMA_BL	0x0118	UART RXDMA Buffer Length Register
UART_A_RXDMA_IE	0x0120	UART RXDMA Interrupt Enable Register
UART_A_RXDMA_IS	0x0124	UART RXDMA Interrupt Status Register
UART_A_RXDMA_WADDRL	0x0128	UART RXDMA Write Address Low Register
UART_A_RXDMA_WADDRH	0x012C	UART RXDMA Write Address high Register
UART_A_RXDMA_RADDRL	0x0130	UART RXDMA Read Address Low Register
UART_A_RXDMA_RADDRH	0x0134	UART RXDMA Read Address high Register
UART_A_RXDMA_DCNT	0x0138	UART RADMA Data Count Register

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.2.6 Register Description

9.2.6.1 0x0000 UART Receiver Buffer Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: UART_RBR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
7:0	R whytan	0x0	RBR Receiver Buffer Register Data byte received on the serial input port (sin) in UART mode, or the serial infrared input (sir_in) in infrared mode. The data in this register is valid only if the Data Ready (DR) bit in <i>UART_LCR</i> is set. If in FIFO mode and FIFOs are enabled (The <i>UART_FCR</i> [0] is set to 1), this register accesses the head of the receive FIFO. If the receive FIFO is full and this register can not read before the next data character arrives, then the data already in the FIFO are preserved, but any incoming data are lost and an overrun error occurs.

9.2.6.2 0x0000 UART Transmit Holding Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0000		Register Name: UART_THR
Bit	Read/Write	Default/Hex	Description
31:8	1	/	1
7:0	w W	ox0	THR Transmit Holding Register Data is transmitted on the serial output port (SOUT) in UART mode or the serial infrared output (sir_out_n) in infrared mode. Data should only be written to the UART_THR when the THRE bit (UART_LSR[5]) is set. If in FIFO mode and FIFOs are enabled (UART_FCR[0] = 1) and THRE is set, the 16 number of characters data may be written to the UART_THR before the FIFO is full. When the FIFO is full, any written data results in the written data being lost.

My YCST.

WASY.

M,

- M



9.2.6.3 0x0000 UART Divisor Latch Low Register (Default Value: 0x0000_0000)

Offset:	0x0000	in Politing	Register Name: UART_DLL More Market
Bit	Read/Write	Default/Hex	Description
31:8	1	/	1
			DLL Divisor Latch Low Lower 8 bits of 16 bits, read/write, Divisor Latch Register contains the baud rate divisor for the UART. This register may only be accessed when the DLAB bit (UART_LCR[7]) is set and the UART is not busy (UART_USR[0] is 0).
7:0	R/W	0x0	The output baud rate is equal to the serial clock (SCLK) frequency divided by sixteen times the value of the baud rate divisor, as follows: baud rate = (serial clock freq)/(16 * divisor).
hycan	whytest	ninyeen wi	Note that when the Divisor Latch Registers (<i>UART_DLL</i> and <i>UART_DLH</i>) are set to 0, the baud clock is disabled and no serial communications occur. Also, once the DLL is set, at least 8 clock cycles of the slowest UART clock should be allowed to pass before transmitting or receiving data.

9.2.6.4 0x0004 UART Divisor Latch High Register (Default Value: 0x0000_0000)

Offset: 0x0004			Register Name: UART_DLH
Bit	it Read/Write Default/Hex		Description
31:8	1	1	
			DLH
Call	,call	ilycar	Divisor Latch High
Mes	My	Mr. Kily	Upper 8 bits of 16 bits, read/write, Divisor Latch Register contains
			the baud rate divisor for the UART. This register may only be
			accessed when the DLAB bit (<i>UART_LCR</i> [7]) is set and the UART is
			not busy (UART_USR[0] is 0).
7:0	R/W	0x0	The output baud rate is equal to the serial clock (SCLK) frequency
	•		divided by sixteen times the value of the baud rate divisor, as
			follows: baud rate = (serial clock freq)/(16 * divisor).
			Note that when the Divisor Latch Registers (UART_DLL and
			UART_DLH) is set to 0, the baud clock is disabled and no serial
			communications occur. Also, once the DLH is set, at least 8 clock
			cycles of the slowest UART clock should be allowed to pass before
			transmitting or receiving data.



9.2.6.5 0x0004 UART Interrupt Enable Register (Default Value: 0x0000_0000)

-			
Offset:	0x0004		Register Name: UART_IER
Bit	Read/Write	Default/Hex	Description
31:8	1	1	
			PTIME
			Programmable THRE Interrupt Mode Enable
7	R/W	0x0	This is used to enable/disable the generation of THRE Interrupt.
			0: Disable
		CX	1: Enable
6:5	1	1	
			RS485_INT_EN
MYCan	D WyCarr	o years	RS485 Interrupt Enable
# ⁴	R/W	0x0	0: Disable
			1: Enable
			EDSSI
			Enable Modem Status Interrupt
3	R/W	0x0	This is used to enable/disable the generation of Modem Status
			Interrupt. This is the fourth highest priority interrupt.
			0: Disable
			1: Enable
			ELSI
			Enable Receiver Line Status Interrupt
2	R/W	0x0	This is used to enable/disable the generation of Receiver Line
Col.	1833	cst.	Status Interrupt. This is the highest priority interrupt.
Alch	West	h Kilu	O: Disable it will not not not
			1: Enable
			ETBEI
			Enable Transmit Holding Register Empty Interrupt
	D // //		This is used to enable/disable the generation of Transmitter
1	R/W	0x0	Holding Register Empty Interrupt. This is the third-highest priority
			interrupt. 0: Disable
			U. DISABILE

MYC3S

WHY ST

1: Enable



Offset: 0x0004			Register Name: UART_IER
Bit	Read/Write	Default/Hex	Description
My S	Mil	il ili	ERBFI ME ME ME ME
0		0x0	Enable Received Data Available Interrupt
			This is used to enable/disable the generation of Received Data
	R/W		Available Interrupt and the Character Timeout Interrupt (if in FIFO
	TV VV		mode and FIFOs enabled). These are the second-highest priority
			interrupt.
			0: Disable
			1: Enable

9.2.6.6 0x0008 UART Interrupt Identity Register (Default Value: 0x0000_0001)

Offset:	0x0008	year.	Register Name: UART_IIR
Bit	Read/Write	Default/Hex	Description
31:8	1	1	
			FEFLAG
			FIFOs Enable Flag
7:6	R	0x0	This is used to indicate whether the FIFOs are enabled or disabled.
		PB. 1	00: Disable
			11: Enable
5:4	1	1	1
			DIID
			Interrupt ID
			This indicates the highest priority pending interrupt which can be
Call	,call	whycar w	one of the following types
Alex.	Mess	Why M	0000: modem status will will will will
			0001: no interrupt pending
			0010: THR empty
3:0	R	0x1	0011: RS485 Interrupt
			0100: received data available
			0110: receiver line status
			0111: busy detect
			1100: character timeout
			The bit 3 indicates an interrupt can only occur when the FIFOs are
			enabled and used to distinguish a Character Timeout condition
			interrupt.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Interrupt ID	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset
0001	1/2°	None	None who who	- who who
0110	Highest	Receiver line status	Overrun/parity/framing errors or break interrupt	Reading the line status register
0011	Second	RS485 Interrupt	In RS485 mode, receives address data and match setting address	Writes 1 to addr flag to reset
0100	Third	Received data available	Receiver data available (non- FIFO mode or FIFOs disabled) or RCVR FIFO trigger level reached (FIFO mode and FIFOs enabled)	Reading the receiver buffer register (non-FIFO mode or FIFOs disabled) or the FIFO drops below the trigger level (FIFO mode and FIFOs enabled)
1100 W	Fourth	Character timeout indication	No characters in or out of the RCVR FIFO during the last 4 character times and there is at least 1character in it during This time	Reading the receiver buffer register
0010	Fifth	Transmit holding register empty	Transmitter holding register empty (Program THRE mode disabled) or XMIT FIFO at or below threshold (Program THRE mode enabled)	Reading the IIR register (if the source of interrupt); or, writing into THR (FIFOs or THRE mode not selected or disabled) or XMIT FIFO above threshold (FIFOs and THRE mode selected and enabled).
10000 M	Sixth	Modem status	Clear to send or data set ready or ring indicator or data carrier detect. Note that if the autoflow control mode is enabled, a change in CTS (that is, DCTS set) does not cause an interrupt.	Reading the Modem status register
0111	Seventh	Busy detect indication	UART_16550_COMPATIBLE = NO and master has tried to write to the Line Control Register while the UART is busy (USR[0] is set to one).	Reading the UART status register

M.

MACSI

108



9.2.6.7 0x0008 UART FIFO Control Register (Default Value: 0x0000_0000)

			5	\
		(ン	٠.
		C.	Ψ	
	N	7		
K	\)		
M.				

Offset:	0x0008	in hospin	Register Name: UART_FCR
Bit	Read/Write	Default/Hex	Description
31:8	/	1	1
			RT
			RCVR Trigger
			This is used to select the trigger level in the receiver FIFO when
			the Received Data Available Interrupt is generated. In the
			autoflow control mode, it is used to determine when the rts_n
7:6	W	0x0	signal is de-asserted. It also determines when the dma_rx_req_n
		CX	signal is asserted in certain modes of operation.
			00: 1 character in the FIFO
			01: FIFO ¼ full
Mycan	nitycart	white wi	10: FIFO ½ full 11: FIFO-2 less than full
			TFT
			TX Empty Trigger
			This is used to select the empty threshold level when the THRE
			Interrupts are generated and the mode is active. It also
5:4	w		determines when the dma_tx_req_n signal is asserted in certain
5.4	VV	0x0	modes of operation.
			00: FIFO empty
			01: 2 characters in the FIFO
			10: FIFO ¼ full
			11: FIFO ½ full

,63

Hele There There There There There There There



Offset	0x0008		Register Name: UART_FCR		
Bit	Read/Write	Default/Hex	Description & &		
Bit.	W White	OxO White the state of the sta	DMAM DMA Mode O: Mode O In this mode, when the PTE in UART_HALT is high and TX FIFO is enabled, the TX DMA request will be set when the TFL in UART_TFL is less than or equal to FIFO Trigger Level (otherwise it will be cleared). When the PTE is high and TX FIFO is disabled, the TX DMA request will be set only if the THR in UART_THR is empty. If the PTE is low, the TX DMA request will be set only if the TX FIFO (TX FIFO enabled) or THR (TX FIFO disabled) is empty. When the DMA_PTE_RX in UART_HALT is high and RX FIFO is enabled, the RX DRQ will be set only if the RFL in UART_RFL is equal to or more than FIFO Trigger Level, otherwise, it will be cleared. 1: Mode 1 In this mode, TX FIFO should be enabled. If the PTE in UART_HALT is high, the TX DMA request will be set when the TFL in UART_TFL is less than or equal to FIFO Trigger Level; If the PTE is low, the TX DMA request will be set when TX FIFO is empty. Once the request is set, it is cleared only when TX FIFO is full. If the RFL in UART_RFL is equal to or more than FIFO Trigger Level or there is a character timeout, the RX DRQ will be set; Once the		
2	W	OxO	RX DRQ is set, it is cleared only when RX FIFO (RX FIFO enabled) or RBR (RX FIFO disabled) is empty. XFIFOR XMIT FIFO Reset The bit resets the control part of the transfer FIFO and treats the FIFO as empty. This also de-asserts the DMA TX request. It is 'self-cleared'. It is not necessary to clear this bit. RFIFOR		
1	w	0x0	RCVR FIFO Reset The bit resets the control part of the receive FIFO and treats the FIFO as empty. This also de-asserts the DMA RX request. It is 'self-cleared'. It is not necessary to clear this bit.		
0	W	0x0	FIFOE Enable FIFOs The bit enables/disables the transmitting (XMIT) and receiving (RCVR) FIFOs. Whenever the value of this bit is changed, both the XMIT and RCVR controller part of FIFOs is reset.		

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



9.2.6.8 0x000C UART Line Control Register (Default Value: 0x0000_0000)

Offset:	0x000C		Register Name: UART_LCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
			DLAB Divisor Latch Access Bit
7	R/W	0x0	It is writable only when UART is not busy (UART_USR[0] is 0) and always readable. This bit is used to enable the reading and writing of the Divisor Latch register (UART_DLL and UART_DLH) to set the baud rate of the UART. This bit must be cleared after the initial
Mycari	NW Carl	nin year	baud rate of the OAKT. This bit must be cleared after the initial baud rate setup in order to access other registers. O: Select RX Buffer Register (UART_RBR)/TX Holding Register (UART_THR) and Interrupt Enable Register (UART_IER) 1: Select Divisor Latch LS Register (UART_DLL) and Divisor Latch
\			MS Register (UART_DLM)
6	R/W	0x0	BC Break Control Bit This is used to cause a break condition to be transmitted to the receiving device. If set to 0, the serial output is forced to the spacing (logic 0) state. When not in Loopback mode, as determined by UART_MCR[4], the SOUT line is forced low until the Break bit is cleared. If SIR_MODE is enabled and active (UART_MCR[6] is set to 1), the sir_out_n line is continuously pulsed. When in Loopback mode, the break condition is internally looped back to the receiver and the sir_out_n line is forced low.

,car



Offset: 0x000C			Register Name: UART_LCR
Bit	Read/Write	Default/Hex	Description & &
My.	No.	il in	EPS Med Med Med Med
			Even Parity Select
			It is writable only when UART is not busy (UART_USR[0] is 0). This
			is used to select the even and odd parity when the PEN is enabled
			(the UART_LCR[3] is set to 1). Setting the UART_LCR[5] is unset to
			reverse the LCR[4].
5:4	R/W	0x0	00: Odd Parity
			01: Even Parity
			1X: Reverse LCR[4]
			In RS485 mode, it is the 9th bitaddress bit.
			11: 9th bit = 0, indicates that this is a data byte.
			10: 9th bit = 1, indicates that this is an address byte.
Mesu	196317	CACAIN	Note: When using this function, the PEN(UART_LCR[3]) must set to 1.
in.	M,	u, u	
\			PEN Desity Frankla
			Parity Enable
			It is writable only when UART is not busy (UART_USR[0] is 0) and always readable. This bit is used to enable and disable parity
3	R/W	0x0	generation and detection in transmitted and received serial
			characters respectively.
			0: Parity disabled
			1: Parity enabled
			STOP
			Number of stop bits
			It is writable only when UART is not busy (UART_USR[0] is 0) and
C3C	782	,c.21	always readable. This is used to select the number of stop bits per
Alcelo .	Mede	Whitely M	character that the peripheral transmits and receives. If set to 0,
2	R/W	0x0	one stop bit is transmitted in the serial data. If set to 1 and the
			data bits are set to 5 (UART_LCR[1:0] is 0), one and a half stop bit is transmitted. Otherwise, two stop bits are transmitted. Note
			that regardless of the number of stop bits selected, the receiver
			checks only the first stop bit.
			0: 1 stop bit
			1: 1.5 stop bits when DLS (LCR[1:0]) is zero, else 2 stop bit

Megi



Offset: 0x000C			Register Name: UART_LCR		
Bit	Read/Write	Default/Hex	Description & &		
My.	No.	in his	DLS WE		
			Data Length Select		
			It is writable only when UART is not busy (UART_USR[0] is 0) and		
			always readable. This is used to select the count of bits in a		
1:0	R/W	0x0	transmitted or received frame.		
			00: 5 bits		
			01: 6 bits		
			10: 7 bits		
			11: 8 bits		

9.2.6.9 0x0010 UART Modem Control Register (Default Value: 0x0000_0000)

0x0010 ا	JART Modem C	Control Register	r (Default Value: 0x0000_0000)	"Cal
Offset:	0x0010	M., M	Register Name: UART_MCR	Mes
Bit	Read/Write	Default/Hex	Description	
31:8	1	1	/	
			UART_FUNCTION	
		0x0	Select IrDA or RS485	
7:6	R/W		00: UART Mode	
7.0	N/ VV		01: IrDA SIR Mode	
			10: RS485 Mode	
			11: Reserved	
			AFCE	
			Auto Flow Control Enable	
530	R/W	0×0 ^{2/2}	When FIFOs are enabled and the AFCE bit is set, the AutoFlow	1685
Mes.	N.K.	White M	Control is enabled. What will will will have the second of	Mes
			0: Auto Flow Control mode disabled	
			1: Auto Flow Control mode enabled	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0010		Register Name: UART_MCR
Bit	Read/Write	Default/Hex	Description & & &
all'is	MA	West of	COOP WHILE THE THE POOL
			Loop Back Mode
			0: Normal Mode
			1: Loop Back Mode
			This is used to put the UART into a diagnostic mode for test
			purposes. If operating in UART mode (SIR_MODE != Enabled or
			not active, UART_MCR[6] is set to 0), the data on the SOUT line is
4	R/W	0x0	held high, while serial data output is looped back to the sin line,
			internally. In this mode, all the interrupts are fully functional. Also,
		CX	in loopback mode, the modem control inputs (dsr_n, cts_n, ri_n,
		_ 1 \	dcd_n) are disconnected and the modem control outputs (dtr_n, rts_n, out1_n, out2_n) are looped back to the inputs, internally. If
			operating in infrared mode (SIR MODE == Enabled AND active,
1621	187	can	UART_MCR[6] is set to 1), the data on the sir_out in line is held
Mr. 3	Mills	ill ill	low, while serial data output is inverted and looped back to the
			sir_in line.
3:2	1	1	/
			RTS
			Request to Send
- 4			This is used to directly control the Request to Send (rts_n) output.
			The RTS (rts_n) output is used to inform the modem or data set
			that the UART is ready to exchange data. When Auto RTS Flow
			Control is not enabled (UART_MCR[5] is set to 0), the rts_n signal
			is set low by programming UART_MCR[1] (RTS) to a high. In Auto
			Flow Control, AFCE_MODE == Enabled and active (<i>UART_MCR[5]</i>
1	R/W	0x0	is set to 1) and FIFOs enable (UART_FCR[0] is set to 1), the rts_n
MCSL.	"ACSIL	Whitell M	output is controlled in the same way, but is also gated with the receiver FIFO threshold trigger (rts_n is inactive high when above
Mr.	Miles	Miles M	the threshold). The rts_n signal is de-asserted when
			UART MCR[1] is set low.
			0: rts_n de-asserted (logic 1)
			1: rts_n asserted (logic 0)
			Note that in Loopback mode (UART_MCR[4] is set to 1), the rts_n
			output is held inactive high while the value of this location is
			internally looped back to an input.

M. Acst.

Mes

9 _{wh}y



Offset	t: 0x0010		Register Name: UART_MCR
Bit	Read/Write	Default/Hex	Description & &
all y	MA	in his	DTR NO NO NO NO NO
			Data Terminal Ready
			This is used to directly control the Data Terminal Ready (dtr_n)
			output. The value written to this location is inverted and driven
			out on dtr_n.
0	R/W	0x0	0: dtr_n de-asserted (logic 1)
	1,7,00		1: dtr_n asserted (logic 0)
			The DTR output is used to inform the modem or data set that the
			UART is ready to establish communications.
		CX	Note that in Loopback mode (UART_MCR[4] is set to 1), the dtr_n
		X \	output is held inactive high while the value of this location is
			internally looped back to an input.

9.2.6.10 0x0014 UART Line Status Register (Default Value: 0x0000_0060)

Offset:0)x0014		Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description
31:8	1	1	/
			FIFOERR
			RX Data Error in FIFO
7	R	0x0	When FIFOs are disabled, this bit is always 0. When FIFOs are
		OXO	enabled, this bit is set to "1" when there is at least one PE, FE, or
			BI in the RX FIFO. It is cleared by reading from the UART_LSR
			register, there are no subsequent errors in the FIFO.
W. Kar	Mylor	White M	Transmitter Empty
			If the FIFOs are disabled, this bit is set to "1" whenever the TX
6	R	0x1	Holding Register (UART_THR) and the TX Shift Register are empty.
			If the FIFOs are enabled, this bit is set whenever the TX FIFO and
			the TX Shift Register are empty. In both cases, this bit is cleared
			when a byte is written to the TX data channel.

WACSU



Offset:0	0x0014		Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description & S
Med and a second	illy	in the	THRE WE WE WE WE
			TX Holding Register Empty
			If the FIFOs are disabled, this bit is set to "1" when the TX Holding
5	R	0x1	Register (UART_THR) is empty and ready to accept new data and
		OXI	it is cleared when the CPU writes to the TX Holding Register.
			If the FIFOs are enabled, this bit is set to "1" whenever the TX FIFO
			is empty and it is cleared when at least one byte is written to the
			TX FIFO.
			ВІ
		CX	Break Interrupt
		_ 4 \	This is used to indicate the detection of a break sequence on the
			serial input data.
C31	ran	Can	If in UART mode (SIR_MODE == Disabled), it is set when the serial
akel ^o	White	Mes of	input, sir_in, is held in a logic '0' state for longer than the sum of
			start time + data bits + parity + stop bits.
	D	0.0	If in infrared mode (SIR_MODE == Enabled), it is set when the
4	R	0x0	serial input, sir_in, is continuously pulsed to logic '0' for longer
			than the sum of start time + data bits + parity + stop bits. A break
			condition on serial input causes one and only one character,
		PO. 1	consisting of all zeros, to be received by the UART.
			In the FIFO mode, the character associated with the break
			condition is carried through the FIFO and is revealed when the character is at the top of the FIFO. Reading the UART LSR clears
			the BI bit. In the non-FIFO mode, the BI indication occurs
			immediately and persists until the UART_LSR is read.
			·

THERE WHILE WHILE WHILE WHILE WHILE WHILE WHILE WHILE WHILE

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:0	0x0014		Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description & &
	NO.	May M	FE Framing Error This is used to indicate the occurrence of a framing error in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. In the FIFO mode, since the framing error is associated with a
3	RC RC	0x0	character received, it is revealed when the character with the framing error is at the top of the FIFO. When a framing error occurs, the UART tries to resynchronize. It does this by assuming that the error was due to the start bit of the next character and then continues receiving the other bit i.e. data, and/or parity and stop. It should be noted that the Framing Error (FE) bit (UART_LSR[3]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]).
			1: framing error Reading the UART_LSR clears the FE bit.
2	RC	0x0	PE Parity Error This is used to indicate the occurrence of a parity error in the receiver if the Parity Enable (PEN) bit (UART_LCR[3]) is set. In the FIFO mode, since the parity error is associated with a character received, it is revealed when the character with the parity error arrives at the top of the FIFO. It should be noted that the Parity Error (PE) bit (UART_LSR[2]) is set if a break interrupt has occurred, as indicated by Break Interrupt (BI) bit (UART_LSR[4]).
Most	MARIE .	My Payethu.	1: parity error Reading the UART_LSR clears the PE bit.

MUACO



Offset:0x0014			Register Name: UART_LSR
Bit	Read/Write	Default/Hex	Description &
164	in	in him	OE WALE WARE WASHINGTON
1	RC	0x0	Overrun Error This occurs if a new data character was received before the previous data was read. In the non-FIFO mode, the OE bit is set when a new character arrives in the receiver before the previous character was read from the UART_RBR. When this happens, the data in the UART_RBR is overwritten. In the FIFO mode, an overrun error occurs when the FIFO is full and a new character arrives at the receiver. The data in the FIFO is retained and the data in the receive shift register is lost.
		211	0: no overrun error 1: overrun error Reading the UART_LSR clears the OE bit.
Mycar	whyter	West 19	Data Ready
			This is used to indicate that the receiver contains at least one character in the UART_RBR or the receiver FIFO. 0: no data ready
0	R	0x0	1: data ready This bit is cleared when the UART_RBR is read in non-FIFO mode, or when the receiver FIFO is empty, in FIFO mode.
			Note: Not use when the RXDMA master is enabled (rxdma_ctrl[0] is set to 1).

9,2.6.11 0x0018 UART Modem Status Register (Default Value: 0x0000_0000)

Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description
31:8	1	/	/
		0x0	DCD
			Line State of Data Carrier Detect
			This is used to indicate the current state of the modem control
7	R		line dcd_n. This bit is the complement of dcd_n. When the Data
,			Carrier Detect input (dcd_n) is asserted it is an indication that the
			carrier has been detected by the modem or data set.
			0: dcd_n input is de-asserted (logic 1)
			1: dcd_n input is asserted (logic 0)



Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description & &
6	R	0x0	Line State of Ring Indicator This is used to indicate the current state of the modem control line ri_n. This bit is the complement of ri_n. When the Ring Indicator input (ri_n) is asserted it is an indication that a telephone ringing signal has been received by setting the modem or data. 0: ri_n input is de-asserted (logic 1) 1: ri_n input is asserted (logic 0)
(*************************************	R _{si} N ^{tart}	OxO N	DSR Line State of Data Set Ready This is used to indicate the current state of the modem control line dsr_n. This bit is the complement of the dsr_n. When the Data Set Ready input (dsr_n) is asserted, it is an indication that the modem or data set is ready to establish communication with UART. 0: dsr_n input is de-asserted (logic 1) 1: dsr_n input is asserted (logic 0) In Loopback Mode (UART_MCR[4] is set to 1), the DSR is the same as the DTR (UART_MCR[0]).
4	R NHY CELL	OxO	CTS Line State of Clear To Send This is used to indicate the current state of the modem control line cts_n. This bit is the complement of cts_n. When the Clear to Send input (cts_n) is asserted, it is an indication that the modem or data set is ready to exchange data with UART. O: cts_n input is de-asserted (logic 1) 1: cts_n input is asserted (logic 0) In Loopback Mode (UART_MCR[4] = 1), the CTS is the same as the RTS (UART_MCR[1]).

MYCSI



Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description & &
M. J.	No.	in the	DDCD WAS MEN THE MEN THE
3	RC	0x0	Delta Data Carrier Detect This is used to indicate that the modem control line dcd_n has changed since the last time the UART_MSR was read. 0: no change on dcd_n since the last read of UART_MSR 1: change on dcd_n since the last read of UART_MSR Reading the UART_MSR clears the DDCD bit. Note: If the DDCD bit is not set and the dcd_n signal is asserted (low) and a reset occurs, then the DDCD bit is set when the reset
		CX	is removed if the dcd_n signal remains asserted.
2	RC RC	0x0	TERI Trailing Edge Ring Indicator This is used to indicate that a change in the input ri_n (from an active-low to an inactive-high state) has occurred since the last time the UART_MSR was read. O: no change on ri_n since the last read of UART_MSR 1: change on ri_n since the last read of UART_MSR Reading the UART_MSR clears the TERI bit.
1	RC NEEDS	OxO	DDSR Delta Data Set Ready This is used to indicate that the modem control line dsr_n has changed since the last time the UART_MSR was read. 0: no change on dsr_n since the last read of UART_MSR 1: change on dsr_n since the last read of UART_MSR Reading the UART_MSR clears the DDSR bit. In Loopback Mode (UART_MCR[4] = 1), the DDSR reflects changes on the DTR (UART_MCR[0]). Note: If the DDSR bit is not set and the dsr_n signal is asserted (low) and a reset occurs, then the DDSR bit is set when the reset is removed if the dsr_n signal remains asserted.

1114CSL



Offset: 0x0018			Register Name: UART_MSR
Bit	Read/Write	Default/Hex	Description & S
M. J.	No.	il the	DCTS ME ME ME ME
			Delta Clear to Send
		Ox0	This is used to indicate that the modem control line cts_n has
			changed since the last time the UART_MSR was read.
			0: no change on ctsdsr_n since the last read of UART_MSR
0	RC		1: change on ctsdsr_n since the last read of UART_MSR
			Reading the UART_MSR clears the DCTS bit. In Loopback Mode
			(UART_MCR[4] = 1), the DCTS reflects changes on the RTS
			(UART_MCR[1]).
			Note: If the DCTS bit is not set and the cts_n signal is asserted
			(low) and a reset occurs, then the DCTS bit is set when the reset
			is removed if the cts_n signal remains asserted.

9.2.6.12 0x001C UART Scratch Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: UART_SCH
Bit	Read/Write	Default/Hex	Description
31:8	1	1	/
	R/W	0x0	SCRATCH_REG
7:0			Scratch Register
7.0			This register is for programmers to use as a temporary storage
			space. It has no defined purpose in the UART.

9.2.6.13 0x007C UART Status Register (Default Value: 0x0000_0006)

Offset: 0x007C			Register Name: UART_USR
Bit	Read/Write	Default/Hex	Description
31:5	/	/	/
	R	0x0	RFF
			RX FIFO Full
4			This is used to indicate that the RX FIFO is completely full.
4			0: RX FIFO not full
			1: RX FIFO Full
			This bit is cleared when the RX FIFO is no longer full.



Offset:	0x007C		Register Name: UART_USR
Bit	Read/Write	Default/Hex	Description
ACT.	ilis	il lile	RENE ME ME ME ME
			RX FIFO Not Empty
			This is used to indicate that the RX FIFO contains one or more
3	R	0x0	entries.
			0: RX FIFO is empty
			1: RX FIFO is not empty
			This bit is cleared when the RX FIFO is empty.
			TFE
			TX FIFO Empty
		0x1	This is used to indicate that the TX FIFO is completely empty.
2	R		0: TX FIFO is not empty
			1: TX FIFO is empty
Mean	Hear	Hytean	This bit is cleared when the TX FIFO is no longer empty.
20.	w.	4, 4	TFNF
`			TX FIFO Not Full
1	D	01	This is used to indicate that the TX FIFO is not full.
1	R	0x1	0: TX FIFO is full
			1: TX FIFO is not full
			This bit is cleared when the TX FIFO is full.
			BUSY
			UART Busy Bit
0	R	0x0	0: Idle or inactive
			1: Busy

9.2.6.14 0x0080 UART Transmit FIFO Level Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: UART_TFL	
Bit	Read/Write	Default/Hex	ult/Hex Description	
31:9	/	1	/	
			TFL	
8:0	R	0x0	TX FIFO Level	
			The bit indicates the number of data entries in the TX FIFO.	



9.2.6.15 0x0084 UART Receive FIFO Level Register (Default Value: 0x0000_0000)

Offset: 0x0084		MyCal.	Register Name: UART_RFL
Bit	Read/Write	Default/Hex	Description
31:9	/	/	1
8:0	R	0x0	RFL RX FIFO Level The bit indicates the number of data entries in the RX FIFO. Note: Not use when the RXDMA master is enabled (UART_RXDMA_CTRL[0] is set to 1).

9.2.6.16 0x0088 UART DMA Handshake Configuration Register (Default Value: 0x0000_00A5)

Offset:	Offset: 0x0088		Register Name: UART_HSK	Wegt.	Megn	Mcan
Bit	Read/Write	Default/Hex	Description	71,	N,	14,
31:8	1	1	1			
			Handshake configuration			
7:0	R/W	0xA5	0xA5: DMA wait cycle mode			
			0xE5: DMA handshake mode			

9.2.6.17 0x008C UART DMA Request Enable Register(Default Value: 0x0000_0003)

Offset	Offset: 0x008C		Register Name: UART_DMA_REQ_EN
Bit	Read/Write	Default/Hex	Description
31:3	1 invest	1/HCar	
1,	100	7,0	DMA Timeout Enable
2	R/W	0x0	0: Disable
			1: Enable
			DMA TX REQ Enable
1	R/W	0x1	0: Disable
			1: Enable
			DMA RX REQ Enable
0	R/W	0x1	0: Disable
			1: Enable



9.2.6.18 0x00A4 UART Halt TX Register (Default Value: 0x0000_0000)

Offset:	0x00A4	My Cole	Register Name: UART_HALT
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
			The sending of TX_REQ In DMA1 mode (FIFO on), if the PTE is set to 1 when the TFL in UART_TFL is less than or equal to the trigger value, the controller sends the DMA request. If the PTE is set to 0, when FIFO is empty, the controller sends the DMA request. The DMA request will stop when FIFO is full.
7	R/W	OxO	In DMA0 mode, if the PTE is set to 1 and FIFO is on, when the TFL in UART_TFL is less than or equal to the trigger value, the controller sends DMA request. If the PTE is set to 1 and FIFO off, when the THR in UART_THR is empty, the controller sends DMA request. If the PTE is set to 0, when FIFO(FIFO Enable) or THR(FIFO Enable) is empty, the controller sends DMA request. Otherwise, the DMA request is cleared.
6	R/W	0x0	DMA_PTE_RX The Transmission of RX_DRQ In DMA1 mode, when RFL is more than or equal to the trigger value, or a receive timeout has occurred, the controller sends DRQ. In DMA0 mode, when DMA_PTE_RX = 1 and FIFO is on, if RFL is more than or equal to trig, the controller sends DRQ, else DRQ is cleared. In other cases, once the received data is valid, the controller sends DRQ.
5	R/W	OxO	SIR_RX_INVERT SIR RX Pulse Polarity Invert 0: Not invert receiver signal 1: Invert receiver signal
4	R/W	0x0	SIR_TX_INVERT SIR TX Pulse Polarity Invert 0: Not invert transmit pulse 1: Invert transmit pulse
3	1	/	

WAS

MYCSI



Offset:	0x00A4		Register Name: UART_HALT
Bit	Read/Write	Default/Hex	Description & A
My.	Mes	ill in	CHANGE_UPDATE WE WE WANTED
2	R/WAC	0x0	After the user uses UART_HALT[1] to change the baud rate or LCR configuration, write 1 to update the configuration and wait this bit to self-clear to 0 to finish update process. Writing 0 to this bit has no effect. 1: Update trigger, self-clear to 0 when finish update.
			CHCFG_AT_BUSY
1	R/W	0x0	This is an enable bit for the user to change LCR register configuration and baud rate register (UART_DLH and UART_DLL) when the UART is busy. 1: Enable change when busy
Mear	"Mest	William M	HALT_TX Halt TX This register is used to halt transmissions for testing, so that the transmit FIFO can be filled by the master when FIFOs are
0	R/W	0x0	implemented and enabled.
			0 : Halt TX disabled
			1 : Halt TX enabled
		A 1	Note: If FIFOs are not enabled, the setting has no effect on operation.

9.2.6.19 0x00B0 UART DBG DLL Register (Default Value: 0x0000_0000)

Offset: 0x00B0			Register Name: UA	ART_DBG_DL	L		
Bit	Read/Write	Default/Hex	Description	Mal	Mcgr	Mest	Mest
31:8	14	A M	1	M	n.	4	W.
7:0	R	0x0	DEBUG DLL				

9.2.6.20 0x00B4 UART DBG DLH Register (Default Value: 0x0000_0000)

Offset: 0x00B4			Register Name: UART_DBG_DLH
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R	0x0	DEBUG DLH



9.2.6.21 0x00F0 UART FIFO Clock Control Register (Default Value: 0x0000_0003)

Offset:	0x00F0		Register Name: UART_FCC
Bit	Read/Write	Default/Hex	Description
31:8	R	0x0	FIFO Depth
			Indicates the depth of TX/RX FIFO
7:3	/	1	1
			RXFIFO Clock Mode
2	R/W	0x0	0: Sync mode, writing/reading clocks use apb clock
_	Tty VV		1: Sync mode, writing clock uses apb clock, reading clock uses abb
			clock
			TX FIFO Clock Enable
130	R/Wcar	West 0x1	0°Clock disable
	n,		1: Clock enable
			RX FIFO Clock Enable
0	R/W	0x1	0: Clock disable
			1: Clock enable

9.2.6.22 0x0100 UART RXDMA Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0100		Register Name: UART_RXDMA_CTRL
Bit	Read/Write	Default/Hex	Description
31:24	/	1	/
Mean	MCall	Mcall	RXDMA Timeout Threshold
23:8	R/W	0x0	Unit is 1 UART bit time
			Note that this field is only configurable when RXDMA Busy is 0.
7	/	/	/
			RXDMA Timeout Enable
6	6 R/W	0x0	Once enable, the DMA starts a transfer even the data entries in
		UXU	RX FIFO do not reach BLK_SIZE.
			Note that this field is only configurable when RXDMA Busy is 0.

West.

MYCS

1 .84



Offset:	Offset: 0x0100		Register Name: UART_RXDMA_CTRL
Bit	Read/Write	Default/Hex	Description
5:4	R/W	0x0	RXDMA AHB Burst Mode Set for AHB port burst supported INCR8 is recommended, while INCR16 may be unsupported due to the system bus. 00: SIGNLE 01: INCR4 10: INCR8 11: INCR16 Note that this field is only configurable while RXDMA Busy is 0.
3:2	R/W	OXO W	Every time when data entries in RX FIFO reach BLK_SIZE, start a DMA block transfer. It is recommended that the block size no more than RX FIFO Depth. O0: 8 bytes O1: 16 bytes 10: 32 bytes 11: 64 bytes Note that this field is only configurable while RXDMA Busy is 0.
1	R/W	0x0	RXDMA Mode 0: Continous 1: Limited When data transferred reaches the limited count set in RXDMA LIMIT, the DMA stops and the RXDMA Start bit is cleared automatically. Note that this field is only configurable while RXDMA Busy is 0.
O O	R/W	OxO	0: RXDMA Disable 1: RXDMA Enable Note that if the software turns off this bit, the RXDMA will stop after the current block transfer completes, then the software should do a reset to the RX FIFO before re-enable.

"WACSIL



9.2.6.23 0x0104 UART RXDMA Start Register (Default Value: 0x0000_0000)

Offset: 0x0104			Register Name: UART_RXDMA_STR
Bit	Read/Write	Default/Hex	Description
31:2	/	1	1
0	R/WAC	0x0	RXDMA Start Only valid when RXDMA mode is set to 1, it is auto cleared when data transferred reaches the RXDMA Limit Size.

9.2.6.24 0x0108 UART RXDMA Status Register (Default Value: 0x0000_0000)

Offset: 0x0108			Register Name: UART_RXDMA_STA
Bit	Read/Write	Default/Hex	Description
31:1	1 mit year	Mycoll wi	West March March March
			Buffer Read Address Updating
			0: Buffer Read Address Register is ready for updating
1	R	0x0	1: Buffer Read Address Register is busy for updating
			The software should not update Buffer Read Address Register
			until this bit is 0.
0	R	0x0	RXDMA BUSY
			0: RXDMA is idle
			1: RXDMA is busy

9.2.6.25 0x010C UART RXDMA Limit Register (Default Value: 0x0000_0000)

Offset: 0x010C			Register Name: UART_RXDMA_LMT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
			RXDMA Limit Size
15:0	R/W	0x0	Only valid when RXDMA Mode is set to 1, and the unit is byte.
			Note that this field is only configurable while RXDMA Busy is 0.



9.2.6.26 0x0110 UART RXDMA Buffer Start Address Low Register (Default Value: 0x0000_0000)

Offset: 0x0110		whycall w	Register Name: UART_RXDMA_SADDRL
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	RXDMA Buffer Start Address [31:0] Byte address Note that this field is only configurable while RXDMA Busy is 0.

9.2.6.27 0x0114 UART RXDMA Buffer Start Address High Register (Default Value: 0x0000_0000)

Offset: 0x0114			Register Name: UART_RXDMA_SADDRH
Bit	Read/Write	Default/Hex	Description
31:2	1	1	/
MyCg.	WHYCO.	White M	RXDMA Buffer Start Address [33:32]
1:0	R/W	0x0	Byte address
			Note that this field is only configurable while RXDMA Busy is 0.

9.2.6.28 0x0118 UART RXDMA Buffer Length Register (Default Value: 0x0000_0000)

Offset: 0x0118			Register Name: UART_RXDMA_BL
Bit	Read/Write	Default/Hex	Description
31:16	1	1	//
			RXDMA Buffer Length
15:0	R/W	0x0	Unit is byte Note that this field is only configurable while RXDMA Busy is 0

9.2.6.29 0x0120 UART RXDMA Interrupt Enable Register (Default Value: 0x0000_0000)

Offset: 0x0120			Register Name: UART_RXDMA_IE
Bit	Read/Write	Default/Hex	Description
31:4	/	1	/
3	D (M)	0.0	RXDMA Buffer Overrun
3	R/W	0x0	RXDMA Buffer Overrun RXDMA Buffer Overrun Interrupt Enable





Offset	: 0x0120		Register Name: UART_RXDMA_IE
Bit	Read/Write	Default/Hex	Description & S
N. J.	DAM.	in the	RXDMA Timeout Done
2	R/W	0x0	RXDMA Timeout Done Interrupt Enable
1	1 R/W	0.0	RXDMA BLK Done
1		0x0	RXDMA BLK Done Interrupt Enable
0	D/M	0.0	RXDMA Limit Done
	R/W	0x0	RXDMA Limit Done Interrupt Enable

9.2.6.30 0x0124 UART RXDMA Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	0x0124		Register Name: UART_RXDMA_IS
Bit	Read/Write	Default/Hex	Description & S
31:4	/m/13	No. of	in the state of th
3	R/W1C	0x0	RXDMA Buffer Overrun
	Ty WIC	OXO	Asserted when the RXDMA buffer is overflow.
2	R/W1C	0x0	RXDMA Timeout Done
2	K/WIC		Asserted when a DMA transfer caused by timeout is done.
1	R/W1C	0x0	RXDMA BLK Done
1	1 R/W1C		Asserted when a DMA block transfer is done.
			RXDMA Limit Done
0	R/W1C	0x0	Asserted when data transferred reaches limit size in RXDMA Limit
			Mode.

9.2.6.31 0x0128 UART RXDMA Write Address Low Register (Default Value: 0x0000_0000)

Offset: 0x0128			Register Name: UART_RXDMA_WADDRL
Bit	Read/Write	Default/Hex	Description
			RXDMA Current Write Address[31:0]
31:0	R	0x0	Updated when every DMA transfer is done
			It is byte address.



9.2.6.32 0x012C UART RXDMA Write Address High Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x012C		Register Name: UART_RXDMA_WADDRH
Bit	Read/Write	Default/Hex	Description
31:2	/	1	1
			RXDMA Current Write Address[33:32]
1:0	R	0x0	Updated when every DMA transfer is done
			It is byte address.

9.2.6.33 0x0130 UART RXDMA Read Address Low Register (Default Value: 0x0000_0000)

Offset:	0x0130		Register Name: UART_RXDMA_RADDRL
Bit	Read/Write	Default/Hex	Description
MyCg.	whyca	NINE NY	RXDMA Current Read Address[31:0]
			Software should update this register after reading data in RXDMA
			Buffer in time
31:0	R/W	0x0	It is byte address.
02.0	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	S/IIC	The software should not update Buffer Read Address Register
			until UART_RXDMA_STA[1] is 0. The software should update Read
			Address High Register first, and then Read Address Low Register,
			even there is no change on Read Address High Register.

9.2.6.34 0x0134 UART RXDMA Read Address High Register (Default Value: 0x0000_0000)

Offset:	0x0134	20	Register Name: UART_RXDMA_RADDRH
Bit	Read/Write	Default/Hex	Description who who which which
31:2	1	1	/
1:0	R/W	0x0	RXDMA Current Read Address[33:32] Software should update this register after reading data in RXDMA Buffer in time. It is byte address. The software should not update Buffer Read Address Register until until UART_RXDMA_STA[1] is 0. The software should update Read Address High Register first and then Read Address Low Register, even there is no change on Read Address High Register.





9.2.6.35 0x0138 UART RXDMA Data Count Register (Default Value: 0x0000_0000)

	0
	-0,
- 1	0
10	7
110	

Offset: 0x0138			Register Name: UART_RXDMA_DCNT
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
15:0	R	0x0	RXDMA Data Count Only valid while RXDMA Mode is set to 1, it is used for counting the data transferred by RXDMA, and is cleared when reaches RXDMA Limit Size. Its unit is byte.





9.3 SPI

9.3.1 Överview

The Serial Peripheral Interface (SPI) is a full-duplex, synchronous, four-wire serial communication interface between a CPU and SPI-compliant external devices. The SPI controller contains a 64×8 bits receiver buffer (RXFIFO) and a 64×8 bits transmit buffer (TXFIFO). It can work in master mode and slave mode.

The SPI has the following features:

- Full-duplex synchronous serial interface
- Master/slave configurable
- 8-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SPI_SS) and SPI Clock (SPI_SCLK) are configurable
- Supports interrupts and DMA
- Supports mode0, mode1, mode2, and mode3
- Supports 3-wire/4-wire SPI
- Supports programmable serial data frame length: 1 bit to 32 bits
- Supports standard SPI, dual-output/dual-input SPI, dual I/O SPI, quad-output/quad-input SPI
- Supports maximum IO rate of the mass production: 100 MHz

9.3.2 Block Diagram

Figure 9-20 shows a block diagram of the SPI.

THERE THERE THERE THERE THERE THERE THERE THERE THERE THERE THERE THERE



Figure 9-20 SPI Block Diagram




Table 9-6 SPI Sub-blocks

Sub-block	Description	
spi_rf	Responsible for implementing the internal register, interrupt, and DMA Request.	
spi_tbuf	The data length transmitted from AHB to TXFIFO is converted into 8 bits, then the data is written into the RXFIFO.	
spi_rbuf	The block is used to convert the RXFIFO data into the reading data length of AHB.	
txfifo, rxfifo	The data transmitted from the SPI to the external serial device is written into the TXFIFO; the data received from the external serial device into SPI is pushed into the RXFIFO.	
spi_cmu	Responsible for implementing SPI bus clock, chip select, internal sample, and the generation of transfer clock.	
spi_tx	Responsible for implementing SPI data transfer, the interface of the internal TXFIFO, and status register.	
spi_rx	Responsible for implementing SPI data receive, the interface of the internal RXFIFO, and status register.	

104CSL

Mes



9.3.3 Functional Description

9.3.3.1 External Signals

The following table describes the external signals of SPI. The MOSI and MISO are bidirectional I/O, when SPI is as a master device, the CLK and CS are the output pin; when SPI is as a slave device, the CLK and CS are the input pin. When using SPI, the corresponding PADs are selected as SPI function via section 9.7 "GPIO".

Table 9-7 SPI External Signals

Signal	Description	Туре
SPIO-CS	SPIO chip select signal, low active When the device is not selected, data will not be accepted via the SI pin, and the SO pin will stop transmission.	1/0
SPIO-CLK	SPIO clock signal This pin is used to provide a clock to the device and is used to control the flow of data to and from the device.	1/0 9 ⁵ 50
SPI0-MOSI	SPIO master data out, slave data in	1/0
SPI0-MISO	SPIO master data in, slave data out	1/0
SPIO-WP	Write protection and low active It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	1/0
SPIO-HOLD	When the device is selected and a serial sequence is underway, the HOLD pin can be used to temporarily pause the serial communication with the master device without deselecting or resetting the serial sequence. While the HOLD pin is asserted, the SO pin is at high impedance, and all transitions on the SCK pin and data on the SI pin are ignored. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	1/0

9.3.3.2 Clock Sources

The SPI controller gets 5 different clock sources, users can select one of them to make SPI clock source. The following table describes the clock sources for SPI. For more details on the clock setting, configuration, and gating information, see section 3.2 "CCU".

Table 9-8 SPI Clock Sources

Clock Sources	Description
HOSC	24 MHz Crystal

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




		ç	
	ď	9	
N.	3		
21.			

Clock Sources	Description
PLL_PERI(1X)	Peripheral Clock, default value is 600 MHz
PLL_PERI(2X)	Peripheral Clock, default value is 1200 MHz
PLL_AUDIO0(DIV2)	Audio Clock, the default value is 1536 MHz
PLL_AUDIO0(DIV5)	Audio Clock, the default value is 614.4 MHz

9.3.3.3 Typical Application

Figure 9-21 shows the application block diagram when the SPI master device is connected to a slave device.

Figure 9-21 SPI Application Block Diagram



9.3.3.4 SPI Transmit Format

The SPI supports 4 different formats for data transfer. The software can select one of the four modes in which the SPI works by setting the bit1 (Polarity) and bit0 (Phase) of <u>SPI TCR</u>. The SPI controller master uses the SPI_SCLK signal to transfer data in and out of the shift register. Data is clocked using any one of four programmable clock phase and polarity combinations.

The CPOL (SPI_TCR[1]) defines the polarity of the clock signal (SPI_SCLK). The SPI_SCLK is a high level when CPOL is '1' and it is a low level when CPOL is '0'. The CPHA (SPI_TCR[0]) decides whether the leading edge of SPI_SCLK is used to setup or sample data. The leading edge is used to setup data when CPHA is '1', and sample data when CPHA is '0'. The following table lists the four modes.



Table 9-9 SPI Transmit Format

MUACSU

, ,	Mode	Polarity (CPOL)	Phase (CPHA)	Leading Edge	Trailing Edge
M	Mode0	0	0 will.	Sample on the rising edge	Setup on the falling edge
	Mode1	0	1	Setup on the rising edge	Sample on the falling edge
	Mode2	1	0	Sample on the falling edge	Setup on the rising edge
	Mode3	1	1	Setup on the falling edge	Sample on the rising edge

Figure 9-22 and Figure 9-23 describe four waveforms for SPI_SCLK.

Figure 9-22 SPI Phase 0 Timing Diagram





Figure 9-23 SPI Phase 1 Timing Diagram







9.3.3.5 SPI Master and Slave Mode

WACSU

The SPI controller can be configured to a master or slave device. The master mode is selected by setting the MODE bit (SPI_GCR[1]); the slave mode is selected by clearing the MODE bit.

MYCS

In master mode, the SPI_CLK is generated and transmitted to the external device, and the data from the TX FIFO is transmitted on the MOSI pin, the data from the slave device is received on the MISO pin and sent to RX FIFO. The Chip Select (SPI_SS) is an active low signal, and it must be set low before the data are transmitted or received. The SPI_SS can be selected the auto control mode or software manual control mode. When using the auto control, the SS_OWNER (SPI_TCR[6]) must be cleared (default value is 0); when using the manual control, the SS_OWNER must be set. And the level of SPI_SS is controlled by SS_LEVEL (SPI_TCR[7]).

In slave mode, after the software selects the MODE bit (<u>SPI_GCR</u>[1]) to '0', it waits for master initiate a transaction. When the master asserts SPI_SS, then SPI_CLK is transmitted to the slave device, the slave data is transmitted from TX FIFO on the MISO pin and the data from the MOSI pin is received in RX FIFO.

MYCar

WHACSU. WHACSU.

WACSU.

My Car

MYCan

Car Mcar


unycaf

, il

9.3.3.6 SPI 3-Wire Mode

The SPI 3-wire mode is only valid when the SPI controller work in master mode, and is selected when the Work Mode Select bit (SPI_BATC[1:0]) is equal to 0x2. And in the 3-wire mode, the input data and the output data use the same single data line. The following figure describes the 3-wire mode.

Figure 9-24 SPI 3-Wire Mode




9.3.3.7 SPI Dual-Input/Dual-Output and Dual I/O Mode

The dual read mode (SPI x2) is selected when the DRM is set in <u>SPI_BCC</u>[28]. Using the dual mode allows data to be transferred to or from the device at double the rate of standard single mode, the data can be read at fast speed using two data bits (MOSI and MISO) at a time. The following figure describes the dual-input/dual-output SPI (Figure 9-25) and the dual I/O SPI (Figure 9-26).




Figure 9-25 SPI Dual-Input/Dual-Output Mode



In the dual-input/dual-output SPI mode, the command, address, and the dummy bytes output in a unit of a single bit in serial mode through the SPI_MOSI line, only the data bytes are output (write) and input (read) in a unit of dual bits through the SPI_MOSI and SPI_MISO.

Figure 9-26 SPI Dual I/O Mode



In the dual I/O SPI mode, only the command bytes output in a unit of a single bit in serial mode through the SPI_MOSI line. The address bytes and the dummy bytes output in a unit of dual bits through the SPI_MOSI and SPI_MISO. And the data bytes output (write) and input (read) in a unit of dual bits through the SPI_MOSI and SPI_MISO.

Mycan

MYCar



9.3.3.8 SPI Quad-Input/Quad-Output Mode

M.Acsil

The quad read mode (SPI x4) is selected when the Quad_EN is set in SPI_BCC[29]. Using the quad mode allows data to be transferred to or from the device at 4 times the rate of standard single mode, the data can be read at fast speed using four data bits (MOSI, MISO, IO2 (WP#) and IO3 (HOLD#)) at the same time. The following figure describes the quad-input/quad-output SPI.




Figure 9-27 SPI Quad-Input/Quad-Output Mode

In the quad-input/quad-output SPI mode, the command, address, and the dummy bytes output in a unit of a single bit in serial mode through SPI_MOSI line. Only the data bytes output (write) and input (read) in a unit of quad bits through the SPI_MOSI, SPI_MISO, SPI_WP#, and SPI_HOLD#.

9.3.3.9 Transmission/Reception Bursts in Master Mode

11/08/

MYCan

· MCSI

Call

In SPI master mode, the transmission and reception bursts (byte in unit) are configured before the SPI transfers the serial data between the processor and external device. The transmission bursts are written in MWTC (bit[23:0]) of the SPI Master Transmit Counter Register. The transmission bursts in single mode before automatically sending dummy bursts are written in STC (bit[23:0]) of the SPI Master Transmit Counter Register. For dummy data, the SPI controller can automatically send before receiving by writing DBC (bit[27:24]) in the SPI Master Transmit Counter Register. If users do not use the SPI controller to send dummy data automatically, then the dummy bursts are used as the transmission counters to write together in MWTC (bit[23:0]) of the SPI Master Transmit Counter Register. In master mode, the total burst numbers are written in MBC (bit[23:0]) of the SPI Master Transmit Counter Register. When all transmission and reception bursts are transferred, the SPI controller will send a completed interrupt, at the same time, the SPI controller will clear DBC, MWTC, and MBC.



9.3.3.10 SP/Sample Mode and Run Clock Configuration

301

VM.

"WACSIL

MYCSIC

The SPI controller runs at 3 kHz–100 MHz at its interface to external SPI devices. The internal SPI clock should run at the same frequency as the outgoing clock in the master mode. The SPI clock is selected from different clock sources, the SPI must configure different work mode. There are three work modes: normal sample mode, delay half-cycle sample mode, delay one-cycle sample mode. The Delay half-cycle sample mode is the default mode of the SPI controller. When the SPI runs at 40 MHz or below 40 MHz, the SPI can work at normal sample mode or delay half-cycle sample mode. When the SPI runs over 80 MHz, setting the SDC bit in the SPI Transfer Control Register to '1' makes the internal read sample point with a half-cycle delay of SPI_CLK, which is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK between master and slave. Table 9-10 and Table 9-11 show the different configurations of the SPI sample mode.

Table 9-10 SPI Old Sample Mode and Run Clock

SPI Sample Mode	SDM(bit13)	SDC(bit11)	Run Clock	Mysti Myst
normal sample	1	0	<=24 MHz	
delay half cycle sample	0	0	<=40 MHz	
delay one cycle sample	0	1	>=80 MHz	



The remaining spectrum is not recommended. Because when the output delay of SPI flash (refer to the datasheet of the manufactures for the specific delay time) is the same with the half-cycle time of SPI working clock, the variable edge of the output data for the device bumps into the clock sampling edge of the controller, so setting 1 cycle of sampling delay would cause stability problem.

Table 9-11 SPI New Sample Mode

SPI Sample Mode	SDM (bit13)	SDC (bit11)	SDC1 (bit15)
normal sample	1	0	0
delay half cycle sample	0	0	0
delay one cycle sample	0	1	0
delay 1.5 cycle sample	1	1	0
delay 2 cycle sample	1	0	1
delay 2.5 cycle sample	0	0	1
delay 3 cycle sample	0	1	1

in year

M.

Mcg/

· ./c



9.3.3.11 SPI Error Conditions

If any error conditions occur, the hardware will set the corresponding status bits in the SPI Interrupt Status Register and stop the transfer. For the SPI controller, the following error scenarios can happen.

1. TX_FIFO Underrun

The TX_FIFO underrun happens when the CPU/DMA reads data from TX FIFO when it is empty. In the case, the SPI controller will end the transaction and flag the error bit along with the TF_UDF bit in the SPI Interrupt Status Register. The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the TF UDF bit. To start a new transaction, the software has to reset the FIFO by writing to the SRST (soft reset) bit in the SPI Global Control Register.

2. TX_FIFO Overflow

The TX_FIFQ overflow happens when the CPU/DMA writes data into the TX FIFO when it is full. In the case, the SPI controller will end the transaction and flag the error bit along with the TF OVF bit in the SPI Interrupt Status Register. The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the TF_OVF bit. To start a new transaction, the software has to reset the FIFO by writing to the SRST (soft reset) bit in the SPI Global Control Register.

3. RX FIFO Underrun

The RX_FIFO underrun happens when the CPU/DMA reads data from RX FIFO when it is empty. In the case, the SPI controller will end the transaction and flag the error bit along with the RF_UDF bit in the SPI Interrupt Status Register. The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the RF_UDF bit. To start a new transaction, the software has to reset the fifo by writing to the SRST (soft reset) bit in the SPI Global Control Register.

RX FIFO Overflow

The RX_FIFO overflow happens when the CPU/DMA writes data into the RX FIFO when it is full. In the case, the SPI controller will end the transaction and flag the error bit along with the RF_OVF bit in the SPI Interrupt Status Register. The SPI controller will generate an interrupt if interrupts are enabled. The software has to clear the error bit and the RF_OVF bit. To start a new transaction, the software has to reset the FIFO by writing to the SRST (soft reset) bit in the SPI Global Control Register.







9.3.4 Programming Guidelines

9.3.4.1 Writing/Reading Data Process

The SPI transfers serial data between the processor and the external device. The CPU mode and DMA mode are the two main operational modes for SPI. For each SPI, the data is simultaneously transmitted (shifted out serially) and received (shifted in serially). The SPI has 2 channels, including the TX channel and RX channel. The TX channel has the path from TX FIFO to the external device. The RX channel has the path from the external device to RX FIFO.

Write Data: The CPU or DMA must write data on the <u>SPI TXD</u> register, the data on the register are automatically moved to TX FIFO.

Read Data: To read data from RX FIFO, the CPU or DMA must access the <u>SPI_RXD</u> register and the data are automatically sent to the <u>SPI_RXD</u> register.

In CPU or DMA mode, the SPI sends a completed interrupt (SPI ISR[TC]) to the processor after each transmission is complete.


My Van

white the white the transfer whi

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




CPU Mode





DMA Mode





9.3.4.2 Calibrate Delay Chain

The SPI has one delay chain which is used to generate delay to make proper timing between the internal SPI clock signal and data signals. Delay chain is made up of 64 delay cells. The delay time of one delay cell can be estimated through delay chain calibration.

The steps to calibrate delay chain are as follows:

- **Step 1** Enable SPI. To calibrate the delay chain by the operation registers in SPI, the SPI must be enabled through AHB reset and AHB clock gating control registers.
- **Step 2** Configure a proper clock for SPI. The calibration delay chain is based on the clock for SPI from CCU.
- Step 3 Set proper initial delay value. Write 0xA0 to the <u>SPI Sample Delay Control Register</u> to set initial delay value 0x20 to delay chain. Then write 0x0 to the <u>SPI Sample Delay Control Register</u> to clear this value.
- Step 4 Write 0x8000 to the SPI Sample Delay Control Register to start to calibrate the delay chain.
- Step 5 Wait until the flag (bit14 in the SPI Sample Delay Control Register) of calibration done is set. The number of delay cells is shown at the bit[13:8] of the SPI Sample Delay Control Register. The delay time generated by these delay cells is equal to the cycle of the SPI clock nearly. This value is the result of calibration.
- **Step 6** Calculate the delay time of one delay cell according to the cycle of the SPI clock and the result of calibration.

9.3.5 Register List

Module Name	Base Address
SPI0	0x04025000

Register Name	Offset	Description
SPI_GCR	0x0004	SPI Global Control Register
SPI_TCR	0x0008	SPI Transfer Control Register
SPI_IER	0x0010	SPI Interrupt Control Register
SPI_ISR	0x0014	SPI Interrupt Status Register
SPI_FCR	0x0018	SPI FIFO Control Register
SPI_FSR	0x001C	SPI FIFO Status Register
SPI_WCR	0x0020	SPI Wait Clock Register
SPI_SAMP_DL	0x0028	SPI Sample Delay Control Register
SPI_MBC	0x0030	SPI Master Burst Counter Register



Register Name	Offset	Description
SRI_MTC	0x0034	SPI Master Transmit Counter Register
SPI_BCC WAS WAS	0x0038	SPI Master Burst Control Register
SPI_BATCR	0x0040	SPI Bit-Aligned Transfer Configure Register
SPI_BA_CCR	0x0044	SPI Bit-Aligned Clock Configuration Register
SPI_TBR 0x0048		SPI TX Bit Register
SPI_RBR	0x004C	SPI RX Bit Register
SPI_NDMA_MODE_CTL	0x0088	SPI Normal DMA Mode Control Register
SPI_TXD 0x0200		SPI TX Data Register
SPI_RXD 0x0300		SPI RX Data Register

9.3.6 Register Description

9.3.6.1 0x0004 SPI Global Control Register (Default Value: 0x0000_0080)

Offset	Offset:0x0004		Register Name: SPI_GCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	SRST Soft reset Writing '1' to this bit will clear the SPI controller, and auto clear to '0' when reset operation completes.
30:8	/	1	Writing '0' to this bit has no effect. /
7	nerell R/W	nmest 0x1	TP_EN Transmit Pause Enable In master mode, it is used to control the transmit state machine to stop smart burst sending when RX FIFO is full. 0: Normal operation, ignore RXFIFO status 1: Stop transmit data when RXFIFO full Cannot be written when XCH=1.
6:3	/	/	/
2	R/W	0x0	MODE_SELEC Sample Timing Mode Select 0: Old mode of Sample Timing 1: New mode of Sample Timing Cannot be written when XCH=1.



Offse	et:0x0004		Register Name: SPI_GCR
Bit	Read/Write	Default/Hex	Description &
N. J.	N/C3	ilis	MODE MAY MAY MAY MAY
			SPI Function Mode Select
1	R/W	0x0	0: Slave mode
			1: Master mode
			Cannot be written when XCH=1.
			EN
			SPI Module Enable Control
0	R/W	0x0	0: Disable
	I TY VV	OAO	1: Enable
			After transforming from bit_mode to byte_mode, it must enable
			the SPI module again.

9.3.6.2 0x0008 SPI Transfer Control Register (Default Value: 0x0000_0087)

Offset:	0x0008		Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	Exchange Burst In master mode, it is used to start SPI burst. 0: Idle 1: Initiates exchange. Writing "1" to this bit will start the SPI burst, and will auto-clear after finishing the bursts transfer specified by SPI_MBC. Writing "1" to SRST (SPI_GCR[31]) will also clear this bit. Writing '0' to this bit has no effect. Cannot be written when XCH=1.
30:16	/	/	/
15	R/W	0x0	SDC1 Master Sample Data Control register1 Set this bit to '1' to make the internal read sample point with a delay of half-cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK between master and slave. O: normal operation, do not delay the internal read sample point 1: delay the internal read sample point Cannot be written when XCH=1.



Offse	et: 0x0008		Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description & & &
My S	My .	My 1	SDDM WITH WITH WITH
			Sending Data Delay Mode
			0: Normal sending
14	R/W	0x0	1: Delay sending
			Set the bit to "1" to make the data that should be sent with a delay
			of half-cycle for SPI_CLK in dual IO mode of SPI mode0.
			Cannot be written when XCH=1.
			SDM
			Master Sample Data Mode
			0: Delay sample mode
			1: Normal sample mode
13	R/W	0x0	In normal sample mode, the SPI master samples the data at the
Mycan	,ll yearn	inyear	correct edge for each SPI mode;
1			In delay sample mode, the SPI master samples data at the edge
			that is half cycle delayed by the correct edge defined in respective SPI mode.
			Cannot be written when XCH=1.
			FBS First Transmit Bit Select
12	R/W	0x0	0: MSB first
12	Ny VV	OAO	1: LSB first
			Cannot be written when XCH=1.
			SDC
			Master Sample Data Control
			Set this bit to '1' to make the internal read sample point with a
1CSL	, LEST	1cg/	delay of half-cycle for SPI_CLK. It is used in high speed read
11	R/W	0x0	operation to reduce the error caused by the time delay of SPI_CLK
			between master and slave.
			0: Normal operation, do not delay the internal read sample point
			1: Delay the internal read sample point
			Cannot be written when XCH=1.
			RPSM
			Rapids Mode Select
10	R/W	0x0	Select rapid mode for high speed write.
	1,7 **		0: Normal write mode
			1: Rapid write mode
			Cannot be written when XCH=1.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:	0x0008		Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description &
My	No.	ill i	DDB "MAR "MARY "MARY "MARY
			Dummy Burst Type
9	R/W	0x0	0: The bit value of dummy SPI burst is zero
			1: The bit value of dummy SPI burst is one
			Cannot be written when XCH=1.
			DHB
			Discard Hash Burst
			In master mode, it controls whether discarding unused SPI bursts
8	R/W	0x0	0: Receiving all SPI bursts in the BC period
		1	1: Discard unused SPI bursts, only fetching the SPI bursts during
			the dummy burst period. The burst number is specified by TC.
			Cannot be written when XCH=1.
WHC91	with Est.	whycar	SS_LEVEL MAGE MAGE MAGE
			When control SS signal manually (SS_OWNER (SPI_TCR[6])==1), set
7	R/W	0x1	this bit to '1' or '0' to control the level of SS signal.
	.,	ONI	0: Set SS to low
			1: Set SS to high
			Cannot be written when XCH=1.
		PO. 1	SS_OWNER
			SS Output Owner Select
			Usually, the controller sends the SS signal automatically with data
	D // //		together. When this bit is set to 1, the software must manually
6	R/W	0x0	write SS_LEVEL (SPI_TCR[7]) to 1 or 0 to control the level of the SS signal.
			0: SPI controller
Call.	783.	regil.	
ALC)	with	while	1. Software Cannot be written when XCH=1.
			SS_SEL
			SPI Chip Select
			Select one of four external SPI Master/Slave Devices
			00: SPI_SSO will be asserted
5:4	R/W	0x0	01: SPI_SS1 will be asserted
			10: SPI_SS2 will be asserted
			11: SPI_SS3 will be asserted
			Cannot be written when XCH=1.
			Samuel Samuel Milen Adir 11

My Year

"WACSU



	Offset: 0x0008			Register Name: SPI_TCR
	Bit	Read/Write	Default/Hex	Description of the second of t
14		ill single	iles i	SSCTL ME ME ME ME
	3	R/W	0x0	In master mode, this bit selects the output waveform for the SPI_SSx signal. Only valid when SS_OWNER (SPI_TCR[6])= 0. 0: SPI_SSx remains asserted between SPI bursts 1: Negate SPI_SSx between SPI bursts Cannot be written when XCH=1.
ŀ				SPOL SPOL
	2	R/W	0x1	SPI Chip Select Signal Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle)
				Cannot be written when XCH=1.
14.	1	R/W	0x1	CPOL SPI Clock Polarity Control 0: Active high polarity (0 = Idle) 1: Active low polarity (1 = Idle)
				Cannot be written when XCH=1.
	0	R/W	0x1	CPHA SPI Clock/Data Phase Control 0: Phase 0 (Leading edge for sample data) 1: Phase 1 (Leading edge for setup data) Cannot be written when XCH=1.

9.3.6.3 0x0010 SPI Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description
31:14	/	/	/
			SS_INT_EN
			SSI Interrupt Enable
13	R/W	0x0	Chip select signal (SSx) from the valid state to the invalid state
			0: Disable
			1: Enable



Offset	Offset: 0x0010		Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description &
M.	rin	in the	TC_INT_ENNTY AND
12	R/W	0x0	Transfer Completed Interrupt Enable
12	IN VV	OXO	0: Disable
			1: Enable
			TF_UDR_INT_EN
11	R/W	0x0	TXFIFO Underrun Interrupt Enable
**	Tty VV	OAO	0: Disable
			1: Enable
		63	TF_OVF_INT_EN
10	R/W	0x0	TX FIFO Overflow Interrupt Enable
	I I V	OAO	0: Disable
.0.			1: Enable
WACO	nityco.	Willyco.	RF_UDR_INT_EN MYCO MYCO MYCO
9	R/W	0x0	RXFIFO Underrun Interrupt Enable
	17.00		0: Disable
			1: Enable
			RF_OVF_INT_EN
8	R/W	0x0	RX FIFO Overflow Interrupt Enable
	.,		0: Disable
			1: Enable
7	1	1	1
			TF_FUL_INT_EN
6	R/W	0x0	TX FIFO Full Interrupt Enable
	1,7,00	OXO .	0: Disable
West.	"WCall	"MCgl.	1.9 Enable Med Medi Medi
			TX_EMP_INT_EN
5 R/	R/W	0x0	TX FIFO Empty Interrupt Enable
	.,	o no	0: Disable
			1: Enable
4			TX_ERQ_INT_EN
	R/W	0x0	TX FIFO Empty Request Interrupt Enable
			0: Disable
			1: Enable
3	/	/	/

MACSI



Offset: 0x0010			Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description (S)
N. J.	Mills	NE SIN	RF_FUL_INTEN AND AND AND AND
2	R/W	0x0	RX FIFO Full Interrupt Enable
2	K/ VV	UXU	0: Disable
			1: Enable
		0x0	RX_EMP_INT_EN
1	D /\A/		RX FIFO Empty Interrupt Enable
1	R/W		0: Disable
			1: Enable
0		0x0	RF_RDY_INT_EN
	D //A/		RX FIFO Ready Request Interrupt Enable
	R/W		0: Disable
			1: Enable

9.3.6.4 0x0014 SPI Interrupt Status Register (Default Value: 0x0000_0032)

Offset:	0x0014		Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
31:14	1	1	1
			SSI
13	R/W1C	0x0	SS Invalid Interrupt
13	Ny WIC	UXU	When SSI is 1, it indicates that SPI_SS has changed from valid state
			to invalid state. Writing 1 to this bit clears it.
CSIC.	ESC.	whycan	TC
alt de	Why	u Vering	Transfer Completed In master mode, it indicates that all bursts specified by SPI_MBC
			have been exchanged. In other conditions, when setting, this bit
12	R/W1C	0x0	indicates that all the data in TXFIFO has been loaded in the Shift
			register, and the Shift register has shifted out all the bits. Writing
			1 to this bit clears it.
			0: Busy
			1: Transfer completed



Offset	Offset: 0x0014		Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description & &
all y	MA	MAN "	TF_UDF WHY
			TXFIFO Underrun
11	R/W1C	0x0	This bit is set when the TXFIFO is underrun. Writing 1 to this bit
11	N, WIC	OAO	clears it.
			0: TXFIFO is not underrun
			1: TXFIFO is underrun
			TF_OVF
			TXFIFO Overflow
10	R/W1C	0x0	This bit is set when the TXFIFO is overflowed. Writing 1 to this bit
		77	clears it.
			0: TXFIFO is not overflowed 1: TXFIFO is overflowed
200	110	OF.	
Mycan	Mylco	Myles "	RX_UDF MORE THE THE THE THE THE THE THE THE THE TH
			When set, this bit indicates that RXFIFO is underrun. Writing 1 to
9	R/W1C	0x0	this bit clears it.
			0: RXFIFO is not underrun
			1: RXFIFO is underrun
			RX_OVF
			RXFIFO Overflow
8	R/W1C	0x0	When set, this bit indicates that RXFIFO has overflowed. Writing 1
8	N/ WIC	UXU	to this bit clears it.
			0: RXFIFO is not overflowed
			1: RXFIFO is overflowed
7	1	1	
MyC	whyle	WHYCO	TX_FULL WAY WHAT WHAT WHAT
			TXFIFO Full
6	R/W1C	0x0	This bit is set when the TXFIFO is full. Writing 1 to this bit clears it.
			0: TXFIFO is not Full
			1: TXFIFO is Full
			TX_EMP
			TXFIFO Empty
5	R/W1C	0x1	This bit is set when the TXFIFO is empty. Writing 1 to this bit clears it.
			0: TXFIFO contains one or more words
			1: TXFIFO is empty

MYCar

"WACSIL



Offset:	0x0014		Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description &
164	No.	illy "	TX_READY NO
			TXFIFO Ready
			0: TX_WL > TX_TRIG_LEVEL
4	R/W1C	0x1	1: TX_WL <= TX_TRIG_LEVEL
			This bit will be immediately set to 1 if TX_WL <= TX_TRIG_LEVEL.
			Writing "1" to this bit clears it. The TX_WL is the water level of
			TXFIFO.
3	/	/	1
			RX_FULL
		1	RXFIFO Full
2	R/W1C	0x0	This bit is set when the RXFIFO is full. Writing 1 to this bit clears it.
year	year	year	0: Not Full 1와Full 영화 영화 영화
(C)	140	140,	RX_EMP
`			RXFIFO Empty
	2 (1)	0x1	This bit is set when the RXFIFO is empty. Writing 1 to this bit clears
1	R/W1C		it.
			0: Not empty
			1: empty
			RX_RDY
			RXFIFO Ready
			0: RX_WL < RX_TRIG_LEVEL
0	R/W1C	0x0	1: RX_WL >= RX_TRIG_LEVEL
			This bit is will be immediately set to 1 if RX_WL >= RX_TRIG_LEVEL.
West	"IH/CET	Mycan	Writing "1" to this bit clears it. The RX_WL is the water level of RXFIFO.

9.3.6.5 0x0018 SPI FIFO Control Register (Default Value: 0x0040_0001)

Offset: 0x0018			Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description
		0x0	TX_FIFO_RST
	R/WAC		TX FIFO Reset
31			Writing '1' to this bit will reset the control portion of the TX FIFO
			and auto clear to '0' when completing reset operation, writing to
			'0' has no effect.



Offset	: 0x0018		Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description & &
Mr. J.	MA	MAN "	TF_TEST_ENB NO NO NO NO NO
30	R/W	0x0	TX Test Mode Enable 0: Disable 1: Enable In normal mode, the TXFIFO can only be read by the SPI controller, writing '1' to this bit will switch the read and write function of the TXFIFO to AHB bus. This bit is used to test the TXFIFO, do not set in normal operation, and do not set RF_TEST and TF_TEST at the same time.
29:25	/	1	/
24 MYE ST	R/W	0x0	TF_DRQ_EN TXFIFO DMA Request Enable 0: Disable 1: Enable
23:16	R/W	0x40	TX_TRIG_LEVEL TXFIFO Empty Request Trigger Level
15	R/WAC	0x0	RF_RST RXFIFO Reset Writing '1' to this bit will reset the control portion of the receiver FIFO, and auto clear to '0' when completing reset operation, writing '0' to this bit has no effect.
14	R/W _W	0x0&	RF_TEST RX Test Mode Enable 0: Disable 1: Enable In normal mode, the RXFIFO can only be written by the SPI controller, writing '1' to this bit will switch the read and write function of RXFIFO to AHB bus. This bit is used to test the RXFIFO, do not set in normal operation, and do not set RF_TEST and TF_TEST at the same time.
13:9	/	/	/
8	R/W	0x0	RF_DRQ_EN RX FIFO DMA Request Enable 0: Disable 1: Enable
7:0	R/W	0x1	RX_TRIG_LEVEL RX FIFO Ready Request Trigger Level

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.3.6.6 0x001C SPI FIFO Status Register (Default Value: 0x0000_0000)

3	
Hear	
(,,	%

year whitear

Offset:	0x001C		Register Name: SPI_FSR
Bit	Read/Write	Default/Hex	Description
31	R	0x0	TB_WR TX FIFO Write Buffer Write Enable
30:28	R	0x0	TB_CNT TX FIFO Write Buffer Counter These bits indicate the number of words in TX FIFO Write Buffer
27:24	/	1	/
23:16	R R	OxO	TF_CNT TX FIFO Counter These bits indicate the number of words in TX FIFO 0: 0 byte in TX FIFO 1: 1 byte in TX FIFO 64: 64 bytes in TX FIFO other: Reserved
15	R	0x0	RB_WR RX FIFO Read Buffer Write Enable
14:12	R	0x0	RB_CNT RX FIFO Read Buffer Counter These bits indicate the number of words in RX FIFO Read Buffer
11:8	/	1	/
Mycar	Mest	Whitegu	RE_CNT COUNTER AND
7:0	R	0x0	These bits indicate the number of words in RX FIFO 0: 0 byte in RX FIFO 1: 1 byte in RX FIFO 64: 64 bytes in RX FIFO
			other: Reserved

Mess

108



9.3.6.7 0x0020 SPI Wait Clock Register (Default Value: 0x0000_0000)

Offset:	0x0020	"MACSIL	Register Name: SPI_WCR
Bit	Read/Write	Default/Hex	Description
31:20	/	/	1
			SWC
			Dual mode direction switch wait clock counter (for master mode
			only).
			These bits control the number of wait states to be inserted before
19:16	R/W	0x0	starting dual data transfer in dual SPI mode. The SPI module counts
	SPI_SCLK by	SPI_SCLK by SWC for delaying the next word data transfer.	
		CX	0: No wait states inserted
			n: n SPI_SCLK wait states inserted
			Cannot be written when XCH=1.
ahycan	"HAESU	"Hyleste	WCC Wait Clock Counter (In master mode)
			These bits control the number of wait states to be inserted in data
15:0	D /\A/	0x0	transfers. The SPI module counts SPI_SCLK by WCC for delaying the
15.0	5:0 R/W 0x0	next word data transfer.	
		4	0: No wait states inserted
		1	n: n SPI_SCLK wait states inserted
			Cannot be written when XCH=1.

9.3.6.8 0x0028 SPI Sample Delay Control Register (Default Value: 0x0000_2000)

Offset:	0x0028		Register Name: SPI_SAMP_DL			
Bit	Read/Write	Default/Hex	Description of Mark Mark			
31:16	1	1				
			SAMP_DL_CAL_START			
15	R/W	0x0	Sample Delay Calibration Start			
13	K/ VV	UXU	When set, the sample delay chain calibration is started.			
			Cannot be written when XCH=1.			
			SAMP_DL_CAL_DONE			
			Sample Delay Calibration Done			
14	R	0x0	When set, it means that sample delay chain calibration is done and			
			the result of calibration is shown in SAMP_DL.			
			Cannot be written when XCH=1.			



Offset	: 0x0028		Register Name: SPI_SAMP_DL
Bit	Read/Write	Default/Hex	Description & &
My.	MA	My 1	SAMP_DL ME ME ME ME ME
13:8	R	0x20	It indicates the number of delay cells corresponding to the current card clock. The delay time generated by these delay cells is equal to the cycle of the card clock nearly. Generally, it is necessary to do drive delay calibration when the card clock is changed. This bit is valid only when SAMP_DL_CAL_DONE is set. Cannot be written when XCH=1.
		-47	SAMP_DL_SW_EN Sample Delay Software Enable
7	R/W	0x0	When set, it indicates that enable sample delay specified at
Mycan	nitycati	nit years	SAMP_DL_SW, Cannot be written when XCH=1.
6	/	/	1
			SAMP_DL_SW
			Sample Delay Software
5:0	R/W	0x0	The relative delay between the clock line and command line, data lines.
			It can be determined according to the value of SAMP_DL, the cycle
			of the card clock, and the input timing requirement of the device.
			Cannot be written when XCH=1.

9.3.6.9 0x0030 SPI Master Burst Counter Register (Default Value: 0x0000_0000)

Offset:	0x0030	11, 1	Register Name: SPI_MBC
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/



Offset	: 0x0030		Register Name: SPI_MBC
Bit	Read/Write Default/Hex		Description & S
My.	Mil	Mrs.	MBC My My My My
			Master Burst Counter
			In master mode, this field specifies the total burst number. The
			total transfer data include the TXD, RXD, and dummy burst.
23:0	R/W	0x0	0: 0 burst
			1: 1 burst
			N: N bursts
			Cannot be written when XCH=1.

9.3.6.10 0x0034 SPI Master Transmit Counter Register (Default Value: 0x0000_0000)

Offset:	0x0034	Why 1	Register Name: SPI_MTC
Bit	Read/Write	Default/Hex	Description
31:24	1	1	/
23:0	R/W	0x0	MWTC Master Write Transmit Counter In master mode, this field specifies the burst number that should be sent to TXFIFO before automatically sending dummy bursts. For saving bus bandwidth, the dummy bursts (all zero bits or all one bits) are sent by SPI Controller automatically. 0: 0 burst 1: 1 burst
and call	William	Wilder	Cannot be written when XCH=1.

9.3.6.11 0x0038 SPI Master Burst Control Counter Register (Default Value: 0x0000_0000)

Offset: 0x0038			Register Name: SPI_BCC
Bit	Bit Read/Write Default/Hex		Description
31:30	/	/	/

4,



Offset	0x0038		Register Name: SPI_BCC
Bit	Read/Write	Default/Hex	Description &
N. J.	JUS -	iles in	Quad_EN Me Me Me Me
			Quad Mode Enable
29	R/W	0x0	The quad mode includes Quad-Input and Quad-Output.
25	11,7 00	0.00	0: Quad mode disable
			1: Quad mode enable
			Cannot be written when XCH=1.
			DRM
			Master Dual Mode RX Enable
28	R/W	0x0	It is only valid when Quad_Mode_EN=0.
	.,,		0: RX uses the single-bit mode
			1: RX uses the dual-bit mode
			Cannot be written when XCH=1.
MyCo.	nityco.	NINGO.	LOBC "Who, "Who, "Who, "Who,
			Master Dummy Burst Counter
			In master mode, this field specifies the burst number that should
			be sent before receiving in dual SPI mode. The data does not care
27:24	R/W	0x0	by the device. 0: 0 burst
			1: 1 burst
			1. I buist
			N: N bursts
			Cannot be written when XCH=1.
			STC
			Master Single Mode Transmit Counter
			In master mode, this field specifies the burst number that should
WACSE,	itycan	inycan	be sent in the single mode before automatically sending dummy
22.0	5/14/		bursts. This is the first transmit counter in all bursts.
23:0	R/W	0x0	0: 0 burst
			1: 1 burst
			N: N bursts
			Cannot be written when XCH=1.

-35

"WACSI

Media



9.3.6.12 0x0040 SPI Bit-Aligned Transfer Configure Register (Default Value: 0x0000_00A0)

Offset:	0x0040	"HACSI	Register Name: SPI_BATC
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	TCE Transfer Control Enable In master mode, it is used to start to transfer the serial bit frame, it is only valid when Work Mode Select==0x10/0x11. 0: Idle 1: Initiates transfer Writing "1" to this bit will start to transfer serial bit frame (the value comes from the SPI TX Bit Register or SPI RX Bit Register), and will auto-clear after the bursts transfer completely. Writing '0' to this bit has no effect.
Mycar	nitreat	White	MSMS Master Sample Standard 0: Delay Sample Mode 1: Standard Sample Mode
30	R/W	0x0	In Standard Sample Mode, the SPI master samples the data at the standard rising edge of SCLK for each SPI mode;
			In Delay Sample Mode, the SPI master samples data at the edge that is half cycle delayed by the standard rising edge of SCLK defined in respective SPI mode.
29:26	/	1	7
25	R/W1€	0x08	TBC Transfer Bits Completed When set, this bit indicates that the last bit of the serial data frame in SPI TX Bit Register (or SPI RX Bit Register) has been transferred completely. Writing 1 to this bit clears it. 0: Busy 1: Transfer Completed It is only valid when Work Mode Select==0x10/0x11.
24	R/W	0x0	TBC_INT_EN Transfer Bits Completed Interrupt Enable 0: Disable 1: Enable It is only valid when Work Mode Select==0x10/0x11.

MyCo

117 CSL

57 ×



	Offset: 0x0040			Register Name: SPI_BATC
	Bit	Read/Write	Default/Hex	Description of the second
18	21:16	R/W	0x00	Configure the length of serial data frame (burst) of RX 000000: 0 bit 000001: 1 bit
				100000: 32 bits Other values: reserved It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE (bit31) is 1.
F	15:14	/	1	/
B	13:8	R/W	Ox00	TX_FRM_LEN Configure the length of serial data frame (burst) of TX 000000: 0 bit 000001: 1 bit 100000: 32 bits Other values: reserved It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE (bit31) is 1.
	7	R/W	0x1	When control the SS signal manually, set this bit to '1' or '0' to control the level of SS signal. 0: Set SS to low 1: Set SS to high It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0, cannot be written when TCE (bit31) is 1.
197	Mest.	"West,	"Indes."	SS_OWNER SS_
	6	R/W	0x0	write SS_LEVEL to 1 or 0 to control the level of the SS signal. 0: SPI controller 1: Software It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0, cannot be written when TCE (bit31) is 1.

11.

My Car



Offset	0x0040		Register Name: SPI_BATC
Bit	Read/Write	Default/Hex	Description & &
all I	R/W	0x1	SPOL WY WY WY WY
			SPI Chip Select Signal Polarity Control
5			0: Active high polarity (0 = Idle)
			1: Active low polarity (1 = Idle)
			It is only valid when Work Mode Select==0x10/0x11, and only work
			in Mode0, cannot be written when TCE (bit31) is 1.
4	/	/	
	R/W	Ox0	SS_SEL
			SPI Chip Select
			Select one of four external SPI Master/Slave Devices
			00: SPI_SSO will be asserted
3:2			01: SPI_SS1 will be asserted
Mycan			10: SPI_SS2 will be asserted
			11: SPI_SS3 will be asserted
			It is only valid when Work Mode Select= $=0x10/0x11$, and only
			work in Mode0, cannot be written when TCE (bit31) is 1.
	R/W	0x0	Work Mode Select
			00: Data frame is byte aligned in standard SPI, dual-output/dual
1:0			input SPI, dual IO SPI, and quad-output/quad-input SPI
			01: Reserved
			10: Data frame is bit aligned in 3-wire SPI
			11: Data frame is bit aligned in standard SPI

9.3.6.13 0x0044 SPI Bit-Aligned CLOCK Configuration Register (Default Value: 0x0000_0000)

Offset	:: 0x0044		Register Name: SPI_BA_CCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x0	CDR_N Clock Divide Rate (Master Mode Only) The SPI_SCLK is determined according to the following equation: SPI_CLK = Source_CLK / (2*(CDR_N + 1)). This register is only valid when Work Mode Select==0x10/0x11.



9.3.6.14 0x0048 SPI TX Bit Register (Default Value: 0x0000_0000)

Offset: 0x0048		MyCall	Register Name: SPI_TBR
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	VTB
			The Value of the Transmit Bits
			This register is used to store the value of the transmitted serial data
31.0		OXO	frame.
		In the process of transmission, the	In the process of transmission, the LSB is transmitted first.
			This register is only valid when Work Mode Select==0x10/0x11.

9.3.6.15 0x004C SPI RX Bit Register (Default Value: 0x0000_0000)

Offset: 0x004C		, vear	Register Name: SPI_RBR	West West
Bit	Read/Write	Default/Hex	Description	M., M.,
			VRB	
	R/W	0x0	The Value of the Receive Bits	
31:0			This register is used to store the value of the	e received serial data
31.0			frame.	
			In the process of transmission, the LSB is trans	smitted first.
			This register is only valid when Work Mode Se	elect==0x10/0x11.

9.3.6.16 0x0088 SPI Normal DMA Mode Control Register (Default Value: 0x0000_00E5)

Offset: 0x0088		200	Register Name: SPI_NDMA_MODE_CTL
Bit	Read/Write	Default/Hex	Description M MM MM MM
31:8	/	1	/
			SPI_ACT_M
			SPI NDMA Active Mode
7:6	R/W	0x11	00: dma_active is low
7:6			01: dma_active is high
			10: dma_active is controlled by dma_request (DRQ)
			11: dma_active is controlled by controller
	R/W	0x1	SPI_ACK_M
			SPI NDMA Acknowledge Mode
5			0: active fall do not care ack
			1: active fall must after detect ack is high

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



:Mcst

Offset: 0x0088		Register Name: SPI_	NDMA_MO	DE_CTL			
Bit	Read/Write	Default/Hex	Description	782.	163.	1832	183.
My.	in	ill's	SPI_DMA_WAIT	in	MA	iki	MA
4:0	R/W	0x05	The counts of hold o	ycles from Di	MA last signa	al high to dma	a_active

9.3.6.17 0x0200 SPI TX Data Register (Default Value: 0x0000_0000)

Offset: 0x0200			Register Name: SPI_TXD
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	TDATA Transmit Data This register can be accessed in the byte, half-word, or word unit by AHB. In the byte accessing method, if there are rooms in TXFIFO, one burst data is written to TXFIFO and the depth is increased by 1. In the half-word accessing method, two SPI burst data are written and the TXFIFO depth is increased by 2. In the word accessing method, four SPI burst data are written and the TXFIFO depth is increased by 4. Note: This address is writable-only if TF_TEST is '0', and if TF_TEST is set to '1', this address is readable and writable to test the TXFIFO through the AHB bus.

182

WHACAL

cert whitest

MHYCAN

MYCan

Mycan

MACSIL

MYCSI



9.3.6.18 0x0300 SPI RX Data Register (Default Value: 0x0000_0000)

	0
-	8
-11	5
10	
g,	

Offset: 0x0300		"MACSIL	Register Name: SPI_RXD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RDATA Receive Data This register can be accessed in the byte, half-word, or word unit by AHB. In the byte accessing method, if there are data in RXFIFO, the top word is returned and the RXFIFO depth is decreased by 1. In the half-word accessing method, two SPI bursts are returned and the RXFIFO depth is decreased by 2. In the word accessing method, the four SPI bursts are returned and the RXFIFO depth is decreased by 4.
			Note: This address is readable-only if RF_TEST is '0', and if RF_TEST
			is set to '1', this address is readable and writable to test the
1631	(car)	1CST	RXFIFO through the AHB bus.









9.4 SPI DBI

9.4.1 Overview

The D1 provides a 3/4 line SPI display bus interface (SPI_DBI) for video data transmission. It supports DBI mode or SPI mode. The DBI mode is compatible with multiple video data formats at the same time. The SPI mode is used for low-cost display schemes.

The SPI mode has the following features:

- Full-duplex synchronous serial interface
- Master/slave configurable
- 8-bit wide by 64-entry FIFO for both transmit and receive data
- Polarity and phase of the Chip Select (SPI_SS) and SPI Clock (SPI_SCLK) are configurable
- Supports interrupts and DMA
- Supports mode0, mode1, mode2, and mode3
- Supports 3-wire/4-wire SPI
- Supports programmable serial data frame length: 1 bit to 32 bits
- Supports standard SPI, dual-output/dual-input SPI, dual I/O SPI, quad-output/quad-input SPI
- Supports maximum IO rate of the mass production: 100 MHz

The DBI mode has the following features:

- Supports DBI Type C.3 Line/4 Line Interface Mode
- Supports 2 Data Lane Interface Mode
- Supports data source from CPU or DMA
- Supports RGB111/444/565/666/888 video format
- Maximum resolution of RGB666 240 x 320@30Hz with single data lane
- Maximum resolution of RGB888 240 x 320@60Hz or 320 x 480@30Hz with dual data lane
- Supports Tearing effect
- Supports software flexible control video frame rate

114C81

Myce

108


3 mycs



9.4.2 Block Diagram

Figure 9-30 shows a block diagram of the SPI_DBI.

Figure 9-30 SPI_DBI Block Diagram



SPI_DBI contains the following sub-blocks:

Table 9-12 SPI_DBI Sub-blocks

Sub-block Meet Meet	Description "Heal" "Heal" "Heal" "Heal" "Heal"
spi_rf	Responsible for implementing the internal register, interrupt, and DMA Request.
spi_tbuf	The data length transmitted from AHB to TXFIFO is converted into 8 bits, then the data is written into the RXFIFO.
spi_rbuf The block is used to convert the RXFIFO data into the reading data leads of AHB.	
The data transmitted from the SPI to the external serial device is we txfifo, rxfifo into the TXFIFO; the data received from the external serial device in is pushed into the RXFIFO.	
spi_cmu	Responsible for implementing SPI bus clock, chip select, internal sample, and the generation of transfer clock.



Sub-block	Description
spi_tx week week	Responsible for implementing SPI data transfer, the interface of the internal TXFIFO, and status register.
spi_rx	Responsible for implementing SPI data receive, the interface of the internal RXFIFO, and status register.
dbi_ctrl	Responsible for implementing DBI bus clock, chip select, data command select, RGB format reshape.
dbi_tx	Responsible for implementing DBI data transfer, the interface of the internal TXFIFO, and status register.
dbi_rx	Responsible for implementing DBI data receive, the interface of the internal RXFIFO, and status register.

9.4.3 Functional Description

9.4.3.1 External Signals

The following table describes the external signals of SPI_DBI. When using SPI_DBI, the corresponding PADs are selected as SPI_DBI function via section 9.7 "GPIO".

Table 9-13 SPI_DBI External Signals

External Signal		Description	Type
	DBI-CSX	Chip select signal, low active	1/0
	DBI-SCLK	Serial clock signal	1/0
	DBI-SDO	Data output signal	1/0
	DBI-SDI	Data input signal, the data is sampled on the rising edge and the falling edge	1/0
DBI Mode which	DBI-TE WHYCO	Tearing effect input, it is used to capture the external TE signal edge.	1/0
	DBI-DCX	DCX pin is the select output signal of data and command. DCX = 0: register command; DCX = 1: data or parameter.	1/0
	DBI-WRX	When DBI operates in dual data lane format, the RGB666 format 2 can use WRX to transfer data	1/0
SPI Mode	SPI1-CS	SPI1 chip select signal, low active When the device is not selected, data will not be accepted via the SI pin, and the SO pin will stop transmission.	1/0

MYCS



External Signal		Description	Туре
Not Miss	SPI1-CLK	SPI1 clock signal This pin is used to provide a clock to the device and is used to control the flow of data to and from the device.	1/0/1/201
	SPI1-MOSI	SPI1 master data out, slave data in	I/O
	SPI1-MISO	SPI1 master data in, slave data out	1/0
	SPI1-WP	Write protection and active low It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	I/O
Med Med	SPI1-HOLD	When the device is selected and a serial sequence is underway, the HOLD pin is can be used to temporarily pause the serial communication with the master device without deselecting or resetting the device serial sequence. While the HOLD pin is asserted, the SO pin is at high impedance, and all transitions on the SCK pin and data on the SI pin are ignored. It also can be used for serial data input and output for SPI Quad Input or Quad Output mode.	1/0

9.4.3.2 Clock Sources

The SPI_DBI controller gets 5 different clock sources, users can select one of them to make SPI_DBI clock source. The following table describes the clock sources for SPI_DBI. For more details on the clock setting, configuration, and gating information, see section 3.2 "CCU".

Table 9-14 SPI_DBI Clock Sources

Clock Sources	Description &
HOSC MAN MAN	24 MHz Crystal W
PLL_PERI(1X)	Peripheral Clock, the default value is 600 MHz
PLL_PERI(2X)	Peripheral Clock, the default value is 1200 MHz
PLL_AUDIO0(DIV2)	Audio Clock, the default value is 1536 MHz
PLL_AUDIO0(DIV5)	Audio Clock, the default value is 614.4 MHz

9.4.3.3 Typical Application

Figure 9-31 shows the application block diagram when the SPI master device is connected to a slave device.



Figure 9-31 SPI Application Block Diagram





Figure 9-32 shows the application block diagram when the DBI master device is connected to a display bus interface device.

Figure 9-32 DBI Application Block Diagram



9.4.3.4 SPI Transmission Format

The SPI supports 4 different formats for data transmission. The software can select one of the four modes in which the SPI works by setting the bit1 (Polarity) and bit0 (Phase) of <u>SPI_TCR</u>. The SPI controller master uses the SPI_SCLK signal to transfer data in and out of the shift register. Data is clocked using any one of four programmable clock phase and polarity combinations.

The CPOL (<u>SPI_TCR[1]</u>) defines the polarity of the clock signal (SPI_SCLK). The SPI_SCLK is a high level when CPOL is '1' and it is a low level when CPOL is '0'. The CPHA (<u>SPI_TCR[0]</u>) decides whether the leading edge of





SPI_SCLK is used to setup or sample data. The leading edge is used to setup data when CPHA is '1', and sample data when CPHA is '0'. The following table lists the four modes.

Table 9-15 SPI Transmit Format

SPI Mode	Polarity (CPOL)	Phase (CPHA)	Leading Edge	Trailing Edge
mode0	0	0	Sample on the rising edge	Setup on the falling edge
mode1	0	1	Setup on the rising edge	Sample on the falling edge
mode2	1	0	Sample on the falling edge	Setup on the rising edge
mode3	1	1	Setup on the falling edge	Sample on the rising edge

Figure 9-33 and Figure 9-34 describe four waveforms for SPI_SCLK.







9.4.3.5 SPI Master and Slave Mode

WACSU

The SPI controller can be configured to a master or slave device. The master mode is selected by setting the MODE bit (SPI_GCR[1]); the slave mode is selected by clearing the MODE bit.

M/YC81

In master mode, the SPI_CLK is generated and transmitted to the external device, and the data from the TX FIFO is transmitted on the MOSI pin, the data from the slave is received on the MISO pin and sent to RX FIFO. The Chip Select (SPI_SS) is an active low signal, and it must be set low before the data are transmitted or received. The SPI_SS can be selected the auto control mode or the software manual control mode. When using auto control, the SS_OWNER (SPI_TCR[6]) must be cleared (default value is 0); when using manual control, the SS_OWNER must be set. And the level of SPI_SS is controlled by SS_LEVEL (SPI_TCR[7]).

In slave mode, after the software selects the MODE bit (<u>SPI_GCR</u>[1]) to '0', it waits for master initiate a transaction. When the master asserts SPI_SS, and SPI_CLK is transmitted to the slave, the slave data is transmitted from TX FIFO on the MISO pin, and the data from the MOSI pin is received in RX FIFO.

MYCan

"HACSU "HACSU

MYCST

whycan

Acar May

Mycan


inycan

MYCS

9.4.3.6 SPI 3-Wire Mode

The SPI 3-wire mode is only valid when the SPI controller work in master mode, and is selected when the Work Mode Select bit (SPI_BATC[1:0]) is equal to 0x2. And in the 3-wire mode, the input data and the output data use the same single data line. The following figure describes the 3-wire mode.

Figure 9-35 SPI 3-Wire Mode




9.4.3.7 SPI Dual-Input/Dual-Output and Dual I/O Mode

The dual read mode (SPI x2) is selected when the DRM is set in <u>SPI_BCC</u>[28]. Using the dual mode allows data to be transferred to or from the device at double the rate of standard single mode SPI devices, the data can be read at fast speed using two data bits (MOSI and MISO) at a time. The following figure describes the dual-input/dual-output SPI (Figure 9-36) and the dual I/O SPI (Figure 9-37).




Figure 9-36 SPI Dual-Input/Dual-Output Mode



In the dual-input/dual-output SPI mode, the command, address, and the dummy bytes output in a unit of a single bit in serial mode through the SPI_MOSI line, only the data bytes are output (write) and input (read) in a unit of dual bits through the SPI_MOSI and SPI_MISO.

Figure 9-37 SPI Dual I/O Mode



In the dual I/O SPI mode, only the command bytes output in a unit of a single bit in serial mode through the SPI_MOSI line. The address bytes and the dummy bytes output in a unit of dual bits through the SPI_MOSI and SPI_MISO. And the data bytes output (write) and input (read) in a unit of dual bits through the SPI_MOSI and SPI_MISO.









9.4.3.8 SPI Quad-Input/Quad-Output Mode

My Kan

The quad read mode (SPI x4) is selected when the Quad_EN is set in <u>SPI_BCC</u>[29]. Using the quad mode allows data to be transferred to or from the device at 4 times the rate of standard single mode SPI devices, the data can be read at fast speed using four data bits (MOSI, MISO, IO2 (WP#) and IO3 (HOLD#)) at the same time. The following figure describes the quad-input/quad-output SPI.







In the quad-input/quad-output SPI mode, the command, address, and the dummy bytes output in a unit of a single bit in serial mode through the SPI_MOSI line. Only the data bytes output (write) and input (read) in a unit of quad bits through the SPI_MOSI, SPI_MISO, SPI_WP#, and SPI_HOLD#.

9.4.3.9 Transmission/Reception Bursts in Master Mode

· · · ·

Megi

Mesi

MCSIL.

In SPI master mode, the transmission and reception bursts (byte in unit) are configured before the SPI transfers serial data between the processor and external device. The transmission bursts are written in MWTC (bit[23:0]) of the SPI Master Transmit Counter Register. The transmission bursts in single mode before automatically sending dummy bursts are written in STC (bit[23:0]) of the SPI Master Transmit Counter Register. For dummy data, the SPI controller can automatically send before receiving by writing DBC (bit[27:24]) in the SPI Master Transmit Counter Register. If users do not use the SPI controller to send dummy data automatically, then the dummy bursts are used as the transmission counters to write together in MWTC (bit[23:0]) of the SPI Master Transmit Counter Register. In master mode, the total burst numbers are written in MBC (bit[23:0]) of the SPI Master Transmit Counter Register. When all transmission and reception bursts are transferred, the SPI controller will send a completed interrupt, at the same time, the SPI controller will clear DBC, MWTC, and MBC.



9.4.3.10 SPI Sample Mode and Run Clock Configuration

?L

MYCar

"WACSIL

MYCan

The SPI controller runs at 3 kHz–100 MHz at its interface to external SPI devices. The internal SPI clock should run at the same frequency as the outgoing clock in the master mode. The SPI clock is selected from different clock sources, the SPI must configure different work mode. There are three work modes: normal sample mode, delay half-cycle sample mode is the default mode of the SPI controller. When the SPI runs at 40 MHz or below 40 MHz, the SPI can work at normal sample mode or delay half-cycle sample mode. When the SPI runs over 80 MHz, setting the SDC bit in the SPI Transfer Control Register to '1' makes the internal read sample point with a half-cycle delay of SPI_CLK, which is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK between master and slave. Table 9-16 and Table 9-17 show the different configurations of the SPI sample mode.

Table 9-16 SPI Old Sample Mode and Run Clock

SPI Sample Mode	SDM(bit13)	SDC(bit11)	Run Clock	Mysti Myst
normal sample	1	0	<=24 MHz	
delay half cycle sample	0	0	<=40 MHz	
delay one cycle sample	0	1	>=80 MHz	



The remaining spectrum is not recommended. Because when the output delay of SPI flash (refer to the datasheet of the manufactures for the specific delay time) is the same with the half-cycle time of SPI working clock, the variable edge of the output data for the device bumps into the clock sampling edge of the controller, so setting 1 cycle of sampling delay would cause stability problem.

Table 9-17 SPI New Sample Mode

SPI Sample Mode	SDM (bit13)	SDC (bit11)	SDC1 (bit15)
normal sample	1	0	0
delay half cycle sample	0	0	0
delay one cycle sample	0	1	0
delay 1.5 cycle sample	1	1	0
delay 2 cycle sample	1	0	1
delay 2.5 cycle sample	0	0	1
delay 3 cycle sample	0	1	1

. 164°

.63

11/2



9.4.3.11 DBI 3-Line Interface Writing and Reading Timing

in the second

"Acer "MACER


The 3-line DBI Interface I contains CSX, SDA, and SCL, where SDA shares this port for bidirectional port data input and output.

The 3-line DBI Interface II contains CSX, SDA, SCL, and SDI; Data input and output ports are independent of each other.

Since the 3-line display bus mode has no Data/Command data line indicating whether Data or Command is currently being transmitted, an extra bit is added to the data-stream before MSB to indicate whether Data or Command is currently being transmitted. (0: Command, 1: Data)

The following figure shows the writing operation format of 3-line DBI Interface I and Interface II.

Figure 9-39 DBI 3-Line Display Bus Serial Interface Writing Operation Format



The 3-line DBI Interface I uses the SDA port as bidirectional data input and output port. There are only three cases of data reading volume, 8bits/24bits/32bits, and the first data sampled is high.


The following figure shows the 8 bits reading operation format of 3-line DBI Interface I and Interface II. After the read command is transmitted, the data is read immediately with on dummy period.

(31

<u>3</u> mycal




Figure 9-40 DBI 3-Line Display Bus Serial Interface 8-bit Reading Operation Format



The following figure shows the 24 bits reading operation format of 3-line DBI Interface I and Interface II. After the read command is transmitted, the data is read after waiting for the dummy clock cycle.


Figure 9-41 DBI 3-Line Display Bus Serial Interface 24-bit Reading Operation Format



The following figure shows the 32 bits reading operation format of 3-line DBI Interface I and Interface II. After the read command is transmitted, the data is read after waiting for the dummy clock cycle.



Figure 9-42 DBI 3-Line Display Bus Serial Interface 32-bit Reading Operation Format



9.4.3.12 DBI 4-Line Interface Writing and Reading Timing

The 4-line DBI Interface I contains CSX, D/CX, SDA, and SCL, where SDA shares this port for bidirectional port data input and output.

The 4-line DBI Interface II contains CSX, D/CX, SDA, SCL, and SDI; Data input and output ports are independent of each other.


Since the 4-line display bus mode has a Data/Command data line indicating whether Data or Command is currently being transmitted (0: Command, 1: Data). So there is no need to add an extra bit to data-stream before MSB like the 3-line DBI.

The following figure shows the writing operation format of 4-line DBI Interface I and Interface II.

THERE THERE THEEL
Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




Figure 9-43 DBI 4-Line Display Bus Serial Interface Writing Operation Format



The following figure shows the 8 bits reading operation format of 4-line DBI Interface I and Interface II.


Figure 9-44 DBI 4-Line Display Bus Serial Interface 8-bit Reading Operation Format



The following figure shows the 24 bits reading operation format of 4-line DBI Interface I and Interface II.




Figure 9-45 DBI 4-Line Display Bus Serial Interface 24-bit Reading Operation Format



The following figure shows the 32 bits reading operation format of 4-line DBI Interface I and Interface II.

Figure 9-46 DBI 4-Line Display Bus Serial Interface 32-bit Reading Operation Format





9.4.3.13 DBI 3-Line Interface Transmit Video Format





Figure 9-48 RGB444 3-Line Interface Transmit Video Format



162

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



Figure 9-49 RGB565 3-Line Interface Transmit Video Format





Figure 9-50 RGB666 3-Line Interface Transmit Video Format




Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

979



9.4.3.14 DBI 4-Line Interface Transmit Video Format





Note 1. Pixel data with 12-bit color depth information Note 2. The most significant bits are: Rx3, Gx3 and Bx3

Note 3. The least significant bits are: Rx0, Gx0 and Bx0

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 9-53 RGB565 4-Line Interface Transmit Video Format





Figure 9-54 RGB666 4-Line Interface Transmit Video Format



9.4.3.15 DBI 2 Data Lane Interface Transmit Video Format

For RGB444:



Figure 9-55 RGB444 2 Data Lane Interface Transmit Video Format






Figure 9-56 RGB565 2 Data Lane Interface Transmit Video Format






Figure 9-57 RGB666 2 Data Lane Interface Transmit Video Format 0




Figure 9-58 RGB666 2 Data Lane Interface Transmit Video Format 1 (ilitek)






Figure 9-59 RGB666 2 Data Lane Interface Transmit Video Format 2 (New vision)









Note 1. Pixel data with 24-bit color information

Note 2. The most significant bits are: R7, G7 and B7

Note 3. The least significant bits are: RO, GO and BO

9.4.4 Programming Guidelines

9.4.4.1 Writing/Reading Data Process Using SPI Mode

The SPI transfers serial data between the processor and the external device. CPU and DMA are the two main operational modes for SPI. For each SPI, the data is simultaneously transmitted (shifted out serially) and received (shifted in serially). The SPI has 2 channels, including the TX channel and RX channel. The TX channel has the path from TX FIFO to the external device. The RX channel has the path from the external device to RX FIFO.


Write Data: CPU or DMA must write data on the <u>SPI_TXD</u> register, the data on the register are automatically moved to TX FIFO.

Read Data: To read data from RX FIFO, CPU or DMA must access the register SPI RXD and data are automatically sent to the register SPI_RXD.

In CPU or DMA mode, the SPI sends a completed interrupt (<u>SPI_ISR</u>[TC]) to the processor at the end of each transfer.




CPU Mode





DMA Mode





9.4.4.2 Calibrate Delay Chain Using SPI Mode

The SPI has one delay chai

The SPI has one delay chain which is used to generate delay to make proper timing between the internal SPI clock signal and data signals. Delay chain is made up of 64 delay cells. The delay time of one delay cell can be estimated through delay chain calibration.

The steps to calibrate delay chain are as follows:

- **Step 1** Enable SPI. To calibrate the delay chain by operation registers in SPI, the SPI must be enabled through AHB reset and AHB clock gating control registers.
- **Step 2** Configure a proper clock for SPI. The calibration delay chain is based on the clock for SPI from CCU.
- **Step 3** Set proper initial delay value. Write 0xA0 to the <u>SPI Sample Delay Control Register</u> to set initial delay value 0x20 to delay chain. Then write 0x0 to the <u>SPI Sample Delay Control Register</u> to clear this value.
- Step 4 Write 0x8000 to the SPI Sample Delay Control Register to start to calibrate the delay chain.
- Step 5 Wait until the flag (Bit14 in the SPI Sample Delay Control Register) of calibration done is set. The number of delay cells is shown at Bit[13:8] in SPI Sample Delay Control Register. The delay time generated by these delay cells is equal to the cycle of SPI's clock nearly. This value is the result of calibration.
- **Step 6** Calculate the delay time of one delay cell according to the cycle of the SPI clock and the result of calibration.

9.4.4.3 Transmitting Write Command Using DBI Mode

- **Step 1** Set the SPI_DBI_MODE_SEL (bit3) of **SPI_GCR** (0x0004) to 1 to select DBI mode.
- Step 2 Set the DBI EN MODE SEL (bit[30:29]) of DBI CTL 1 (0x0104) to 0 to select the trigger mode of DBI.
- Step 3 Configure the DBI CTL 0 (0x0100).
 - > Set **DBI CTL 0**[Command Type] (bit31) to 0 to configure the writing command.
 - Set <u>DBI CTL 0</u>[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.
 - > Set DBI CTL 0[Output Data Sequence] (bit19) to select the MSB or LSB.
 - > Set DBI CTL 0[Transmit Mode] (bit15) to 0 to select the command path.
 - > Set DBI_CTL_0[Output Data Format] (bit[14:12]) to 0 to transmit the command.
 - > Set **DBI CTL 0**[DBI interface Select] (bit[10:8]) to select the DBI interface type.
 - The remaining values of the **DBI_CTL_0** register remain the default value.

MY



- Step 4 Set DBI_CTL_1[DCX_DATA] (bit22) to 0 to send the command.
- Step 5 DMA Path: Configure the SPI FCR register (0x0018).
 - > Set <u>SPI_FCR[TF_DRQ_EN]</u> (bit24) to 1 to enable TXFIFO DMA.
 - Set <u>SPI_FCR</u>[TX_TRIG_LEVEL] (bit[23:16]) to 255. It indicates the controller requests data from DMA if the remaining space of TX FIFO is greater than 255.

CPU Path: Write the command to be sent to the 0x200 address.

- **Step 6** Set <u>SPI_GCR[DBI_EN]</u> (bit4) to 1 to start transmitting the command.
- **Step 7** Wait until the TX FIFO underrun interrupt (<u>SPI_ISR[TF_UDF]</u>) is 1. It indicates that the command written to the TX FIFO is transmitted completely.

9.4.4.4 Transmitting Parameter Using DBI Mode

- Step 1 Set the SPI DBI MODE SEL (bit3) of SPI GCR (0x0004) to 1 to select DBI mode.
- Step 2 Set the DBI EN MODE SEL (bit[30:29]) of DBI CTL 1 (0x0104) to 0 to select the trigger mode of DBI.
- **Step 3** Configure the **DBI_CTL_0** register (0x0100).
 - Set DBI_CTL_0[Command Type] (bit31) to 0 to configure the writing command.
 - Set <u>DBI_CTL_0</u>[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.
 - > Set **DBI CTL 0**[Output Data Sequence] (bit19) to select the MSB or LSB.
 - Set **DBI CTL 0**[Transmit Mode] (bit15) to 0 to select the command path.
 - Set DBI_CTL_0[Output Data Format] (bit[14:12]) to 0 to transmit the command.
 - Set DBI CTL 0[DBI interface Select] (bit[10:8]) to select the DBI interface type.
 - The remaining values of the <u>DBI_CTL_0</u> register remain the default value.
- **Step 4** Set DBI_CTL_1[DCX_DATA] (bit22) to 1 to send the parameter.
- **Step 5** DMA Path: Configure the <u>C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\</u> Hlk49435465 <u>Hlk49435792</u> register (0x0018).
 - > Set <u>SPI_FCR[TF_DRQ_EN]</u> (bit24) to 1 to enable TXFIFO DMA.
 - > Set <u>SPI_FCR</u>[TX_TRIG_LEVEL] (bit[23:16]) to 255. It indicates the controller requests data from DMA if the remaining space of TX FIFO is greater than 255.

CPU Path: Write the command to be sent to the 0x0200 address.

Step 6 Set SPI_GCR[DBI_EN] (bit4) to 1 to start transmitting the command.



Step 7 Wait until the TX FIFO underrun interrupt (SPI_ISR[TF_UDF]) is 1. It indicates that the command written to the TX FIFO is transmitted completely.

9.4.4.5 Transmitting Video Using DBI Mode

Set the SPI DBI MODE SEL (bit3) of SPI GCR (0x0004) to 1 to select DBI mode.

If the data is from the CPU path, the controller writes the command to be sent to the 0x0200 address by the AHB bus.

If the data is from the DMA path, configure <u>DBI_CTL_1[DBI_FIFO_DRQ_EN]</u> (bit15) to 1 and <u>DBI_CTL_1[TX_TRIG_LEVEL]</u> (bit[14:8]) to 64, which indicates the controller requests data from DMA if the remaining space of TX FIFO is greater than 64.

Software Trigger Mode

The software enables DBI_en_trigger when the edge interrupt of TE is detected.

After transmitting each frame image, the controller clears automatically the line_cnt, pixel_cnt and stops transmitting data.

Wait for the edge interrupt of TE, the software needs to enable DBI_en_trigger, in circulation.

The operation process is as follows.

- Step 1 Set the SPI DBI MODE SEL (bit3) of SPI GCR (0x0004) to 1 to select DBI mode.
- Step 2 Set the DBI EN MODE SEL (bit[30:29]) of DBI CTL 1 (0x0104) to 1 to select the software trigger mode.
- **Step 3** Configure the **DBI_CTL_0** register (0x0100).
 - Set DBI_CTL_0[Command Type] (bit31) to 0 to set the writing command.
 - Set DBI CTL 0[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.
 - > Set DBI_CTL_0[Output Data Sequence] (bit19) to select the MSB or LSB.
 - > Set DBI CTL 0[Transmit Mode] (bit15) to 1 to select the image path.
 - Set DBI CTL 0[Output Data Format] (bit[14:12]) to select RGB111//444/565/666/888.
 - Set **DBI CTL 0**[DBI interface Select] (bit[10:8]) to select the DBI interface type.
 - ➤ The remaining values of the DBI CTL 0 register remain the default value.
- **Step 4** Set DBI_CTL_1[DCX_DATA] (bit22) to 0 to send the image data.
- **Step 5** Configure **DBI_Video_Size** (0x110) according to the sent image size.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



- **Step 6** Configure DBI CTL 2 (0x0108) to set the TE-related parameter.
- Step 7 Detect the TE interrupt of the DBI_INT (0x0120) register.
- Step 8 Configure DBI_CTL_1[DBI_soft_trigger] to 1.

Timer Trigger Mode

The software configures timer_en to enable timer counting, and when the counter reaches the specified value, the DBI_EN automatically can be enabled to start transmitting data.

After transmitting each frame image, the controller clears automatically the line_cnt, pixel_cnt, and stops transmitting data.


The timer starts counting again. When the counter reaches the specified value, the controller automatically enables DBI_EN, and in circulation until the software turns off the timer_en.

The operation process is as follows.

- Step 1 Set the SPI DBI MODE SEL (bit3) of SPI GCR (0x0004) to 1 to select DBI mode.
- Step 2 Set the DBI EN MODE SEL (bit30:29) of DBI CTL 1 (0x0104) to 2 to select the timer trigger mode.
- **Step 3** Configure the **DBI CTL 0** register (0x0100).
 - Set **DBI CTL 0**[Command Type] (bit31) to 0 to set the writing command.
 - Set <u>DBI_CTL_0</u>[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.
 - > Set DBI CTL 0[Output Data Sequence] (bit19) to select the MSB or LSB.
 - Set DBI CTL 0[Transmit Mode] (bit15) to 1 to select the image path.
 - Set <u>DBI_CTL_0</u>[Output Data Format] (bit[14:12]) to select RGB111/444/565/666/888.
 - Set DBI CTL 0[DBI interface Select] (bit[10:8]) to select the DBI interface type.
 - The remaining values of the DBI CTL 0 register remain the default value.
- **Step 4** Set **DBI_CTL_1**[DCX DATA] (bit22) to 0 to send the image data.
- **Step 5** Configure **DBI_Video_Size** (0x110) to transmit the image size.
- **Step 6** Configure the related parameter of **DBI_Timer** (0x10C).

TE Trigger Mode

When the edge changes of the TE are detected (The rising and falling edges are optional), the DBI_EN automatically can be enabled to start transmitting data.





After transmitting each frame image, the controller clears automatically the line_cnt, pixel_cnt, and stops transmitting data.

When the edge changes of the TE are detected (The rising and falling edges are optional), the DBI EN automatically can be enabled to start transmitting data until the software shuts down TE_EN or the screen no longer sends TE signals.

The operation process is as follows.

- Set the SPI_DBI_MODE_SEL (bit3) of SPI_GCR (0x0004) to 1 to select DBI mode. Step 1
- Step 2 Set the DBI EN MODE SEL (bit30:29) of DBI CTL 1 (0x0104) to 3 to select the TE trigger mode.
- **Step 3** Configure the **DBI_CTL_0** register (0x0100).
 - Set **DBI_CTL_0**[Command Type] (bit31) to 0 to set the writing command.
 - Set DBI CTL 0[Write Command Dummy Cycles] (bit[30:20]) to configure the number of dummy cycles between commands.
 - Set DBI CTL 0[Output Data Sequence] (bit19) to select the MSB or LSB.
 - Set **DBI CTL 0**[Transmit Mode] (bit15) to 1 to select the image path.
 - Set DBI CTL 0[Output Data Format] (bit[14:12]) to select RGB111/444/565/666/888.
 - Set **DBI CTL 0**[DBI interface Select] (bit[10:8]) to select the DBI interface type.
 - The remaining values of the **DBI_CTL_0** register remain the default value.
- Configure **DBI_CTL_1**[DCX_DATA] (bit22) to 0 to send the image data.
- **Step 5** Configure **DBI Video Size** (0x0110) to transmit the image size.
- Step 6 Configure DBI CTL 2 (0x0108) to set the TE-related parameter.

Transmitting Read Command and Read Data Using DBI Mode

- Set the SPI DBI MODE SEL (bit3) of SPI GCR (0x0004) to 1 to select DBI mode. Step 1
- Step 2 Set the <u>DBI EN MODE SEL</u> (bit[30:29]) of <u>DBI_CTL_1</u> (0x0104) to 0.
- Step 3 Configure the **DBI_CTL_0** register (0x0100).
 - Set **DBI_CTL_0**[Command Type] (bit31) to 0 to set the reading command.
 - Set **DBI CTL 0**[Output Data Sequence] (bit19) to select the MSB or LSB.
 - Set DBI_CTL_0[Transmit Mode] (bit15) to 0 to select the command path.
 - Set **DBI_CTL_0**[Output Data Format] (bit[14:12]) to 0.
 - Set DBI CTL 0[DBI interface Select] (bit[10:8]) to select the DBI interface type.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.











➤ The remaining values of the DBI CTL 0 register remain the default value.

Step 4 Configure the DBI_CTL 1 register (0x0104),

- Configure DBI CTL 1[DCX_DATA] (bit22) to 0 to send the command.
- Configure <u>DBI_CTL_1</u>[Read_MSB_First] (bit20) to select whether the first bit of the read data is the highest or lowest bit of data.
- Configure DBI CTL 1[Read Data Number of Bytes] to set the byte number to be read.
- Configure DBI CTL 1[Read Command Dummy Cycles] to set the dummy cycle between the read command and the read data, when the dummy cycle is complete, the data starts to be sampled.
- **Step 5** DMA Path: Configure the **SPI FCR** register (0x0018).
 - > Set <u>SPI_FCR[RF_DRQ_EN]</u> (bit8) to 1 to enable RXFIFO DMA.
 - Set <u>SPI_FCR[RX_TRIG_LEVEL]</u> (bit[7:0]) to 32, which indicates the controller requests receiving data from DMA if the data of the RX FIFO is greater than 64.

CPU Path: Read data in RX FIFO from the 0x0300 address.

- **Step 6** Set <u>SPI_GCR[DBI_EN]</u> (bit4) to 1 to start transmitting command.
- **Step 7** Wait until **DBI_INT**[RD_DONE_INT] is 1. It indicates that the data is read completely.

9.4.5 Register List

Module Name	Base Address
SPI_DBI	0x04026000

Register Name	Offset	Description
SPI_GCR WAS WARD	0x0004	SPI Global Control Register
SPI_TCR	0x0008	SPI Transfer Control Register
SPI_IER	0x0010	SPI Interrupt Control Register
SPI_ISR	0x0014	SPI Interrupt Status Register
SPI_FCR	0x0018	SPI FIFO Control Register
SPI_FSR	0x001C	SPI FIFO Status Register
SPI_WCR	0x0020	SPI Wait Clock Register
SPI_SAMP_DL	0x0028	SPI Sample Delay Control Register
SPI_MBC	0x0030	SPI Master Burst Counter Register
SPI_MTC	0x0034	SPI Master Transmit Counter Register

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Register Name	Offset	Description
SPI_BCC	0x0038	SPI Master Burst Control Register
SPI_BATCR ^{NOT}	0x0040	SPI Bit-Aligned Transfer Configure Register
SPI_BA_CCR	0x0044	SPI Bit-Aligned Clock Configuration Register
SPI_TBR	0x0048	SPI TX Bit Register
SPI_RBR	0x004C	SPI RX Bit Register
SPI_NDMA_MODE_CTL	0x0088	SPI Normal DMA Mode Control Register
DBI_CTL_0	0x0100	DBI Control Register 0
DBI_CTL_1	0x0104	DBI Control Register 1
DBI_CTL_2	0x0108	DBI Control Register 2
DBI_TIMER	0x010C	DBI Timer Control Register
DBI_VIDEO_SZIE	0x0110	DBI Video Size Configuration Register
DBI_INT	0x0120	DBI Interrupt Register
DBI_DEBUG_0	0x0124 ,///	DBI BEBUG O Register
DBI_DEBUG_1	0x0128	DBI BEBUG 1 Register
SPI_TXD	0x0200	SPI TX Data register
SPI_RXD	0x0300	SPI RX Data register

9.4.6 Register Description

9.4.6.1 0x0004 SPI Global Control Register (Default Value: 0x0000_0080)

Offset:0x0004			Register Name: SPI_GCR
Bit Read/Write Default/Hex		Default/Hex	Description
MACO	MYCo	WHYCO	ASPRST IN AND WINE WINE WHITE
			Soft reset
31	R/WAC	0x0	Writing '1' to this bit will clear the SPI controller, and auto clear to
			'0' when reset operation completes.
			Writing '0' to this bit has no effect.
30:8	/	/	/



	Offset:0x0004			Register Name: SPI_GCR
	Bit	Read/Write	Default/Hex	Description & &
14	199	My.	Wy	TP_EN MY MY MY MY
				Transmit Pause Enable
				In master mode, it is used to control transmit state machine to stop
	7	R/W	0x1	smart burst sending when RX FIFO is full.
				0: Normal operation, ignore RXFIFO status
				1: Stop transmit data when RXFIFO full
				Cannot be written when XCH=1.
	6:5	/	/	/
				DBI EN
	4	D //A/	0.0	DBI Module Enable Control
	4	R/W	0x0	0: Disable
				1: Enable
7	UACSU	"ILACSIL	WASE	SPI_DBI_MODE_SEL WHOTE WHOTE WHOTE
	2	DAY	0.0	DBI Working Mode Select
	3	R/W	0x0	0: SPI MODE
				1: DBI MODE
			4	MODE_SELEC
				Sample Timing Mode Select
	2	R/W	0x0	0: Old mode of Sample Timing
				1: New mode of Sample Timing
				Cannot be written when XCH=1.
				MODE
				SPI Function Mode Select
	1	R/W	/W 0x0	0: Slave mode
	1CSI	, ican		1: Master mode
14	Ces /	ryles.		Cannot be written when XCH=1.
				EN
		R/W	0x0	SPI Module Enable Control
	0			0: Disable
	•	.,, **	- CAO	1: Enable
				After transforming from bit_mode to byte_mode, it must enable
				the SPI module again.

WACSU.

MYCST



9.4.6.2 0x0008 SPI Transfer Control Register (Default Value: 0x0000_0087)

Offset:	0x0008	ahyean	Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description
31	R/WAC	0x0	XCH Exchange Burst In master mode, it is used to start SPI burst 0: Idle 1: Initiates exchange. Writing "1" to this bit will start the SPI burst, and will auto-clear after finishing the bursts transfer specified by BC. Writing "1" to SRST will also clear this bit. Writing "0' to this bit has no effect.
			Cannot be written when XCH=1.
30:16	1	1	T
ahycan	Mest	"Independent of the second	SDC1 Master Sample Data Control register1
15	R/W	0x0	Set this bit to '1' to make the internal read sample point with a delay of half-cycle of SPI_CLK. It is used in high speed read operation to reduce the error caused by the time delay of SPI_CLK between master and slave. O: Normal operation, do not delay the internal read sample point
			1: Delay the internal read sample point
	_		Cannot be written when XCH=1.
			SDDM Souding Data Dalay Mada
			Sending Data Delay Mode 0: Normal sending
14	R/W	0x0	1: Delay sending
MACSEL .	MARSE	whyest .	Set the bit to "1" to make the data that should be sent with a delay of half-cycle of SPI_CLK in dual IO mode for SPI mode 0.
			Cannot be written when XCH=1.
			SDM
			Master Sample Data Mode
			0: Delay sample mode
			1: Normal sample mode
13	R/W	0x0	In normal sample mode, the SPI master samples the data at the correct edge for each SPI mode;
			In delay sample mode, the SPI master samples data at the edge that is half cycle delayed by the correct edge defined in respective SPI mode.
			Cannot be written when XCH=1.

My CSI

ikili



Offset	Offset: 0x0008		Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description &
all I	illy	in the	FBS Med Med Med Med Med
			First Transmit Bit Select
12	R/W	0x0	0: MSB first. The upper bits are transmitted first.
			1: LSB first. The lower bits are transmitted first.
			Cannot be written when XCH=1.
			SDC
			Master Sample Data Control
			Set this bit to '1' to make the internal read sample point with a
			delay of half-cycle of SPI_CLK. It is used in high speed read
11	R/W	0x0	operation to reduce the error caused by the time delay of SPI_CLK
			between master and slave.
			0: Normal operation, do not delay the internal read sample point
Mcau	1045317	Mark	1: Delay the internal read sample point.
w.	In.	W, 1	Cannot be written when XCH=1.
			RPSM
			Rapids Mode Select
10	R/W	0x0	Select rapid mode for high speed write.
			0: Normal write mode
		PR0. 1	1: Rapid write mode
			Cannot be written when XCH=1.
			DDB
			Dummy Burst Type
9	R/W	0x0	0: The bit value of dummy SPI burst is zero
			1: The bit value of dummy SPI burst is one
20			Cannot be written when XCH=1.
WHO ALLEN	MANGO	MINICO	KDHB WAS WAS WAS WAS WAS
			Discard Hash Burst
			In master mode, it controls whether discarding unused SPI bursts
8	R/W	0x0	0: Receiving all SPI bursts in the BC period
			1: Discard unused SPI bursts, only fetching the SPI bursts during
			the dummy burst period. The burst number is specified by TC.
			Cannot be written when XCH=1.

MYCal

Mesi



Offset	: 0x0008		Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description & A
My.	ins	ing,	SS_LEVEL WAS THE THE WAS THE W
			SPI Chip Select Level
			When control SS signal manually (SS_OWNER (SPI_TCR[6])==1), set
7	R/W	0x1	this bit to '1' or '0' to control the level of SS signal.
			0: Set SS to low
			1: Set SS to high
			Cannot be written when XCH=1.
			SS_OWNER
			SS Output Owner Select
		6-4	Usually, the controller sends the SS signal automatically with data
			together. When this bit is set to 1, the software must manually
6	R/W	0x0	write SS_LEVEL (SPI_TCR[7]) to 1 or 0 to control the level of the SS
Megi	idest,	Mear	signal.
W.	14,	W.	O: SPI controller
			1: Software Cannot be written when XCH=1.
			SS_SEL
			SPI Chip Select
		0x0	Select one of four external SPI Master/Slave Devices
5:4	R/W		00: SPI_SS0 will be asserted 01: SPI_SS1 will be asserted
			10: SPI SS2 will be asserted
			11: SPI SS3 will be asserted
			Cannot be written when XCH=1.
Call	Test.	CSIT.	SSCTL
Med	MASS	whycan	In master mode, this bit selects the output waveform for the SPI_SSx signal. Only valid when SS_OWNER (SPI_TCR[6])= 0.
3	R/W 0x0	0x0	0: SPI SSx remains asserted between SPI bursts
			1: Negate SPI_SSx between SPI bursts
			Cannot be written when XCH=1.
			SPOL
			SPI Chip Select Signal Polarity Control
2	R/W	0x1	0: Active high polarity (0 = Idle)
	,		1: Active low polarity (1 = Idle)
			Cannot be written when XCH=1.
	L		



Offset	: 0x0008		Register Name: SPI_TCR
Bit	Read/Write	Default/Hex	Description &
My.	M	in the	CPOL ME ME ME ME
			SPI Clock Polarity Control
1	R/W	0x1	0: Active high polarity (0 = Idle)
			1: Active low polarity (1 = Idle)
			Cannot be written when XCH=1.
			СРНА
			SPI Clock/Data Phase Control
0	R/W	0x1	0: Phase 0 (Leading edge for sample data)
			1: Phase 1 (Leading edge for setup data)
		1	Cannot be written when XCH=1.

9.4.6.3 0x0010 SPI Interrupt Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0010		Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description
31:14	1	1	1
			SS_INT_EN
			SSI Interrupt Enable
13	R/W	0x0	Chip select signal (SSx) from the valid state to the invalid state
			0: Disable
			1: Enable
			TC_INT_EN
12	R/W	0x0	Transfer Completed Interrupt Enable
12			Of Disable were more more more
10.			1: Enable
			TF_UDR_INT_EN
11	D /\A/	0x0	TXFIFO Underrun Interrupt Enable
11	R/W		0: Disable
			1: Enable
		0x0	TF_OVF_INT_EN
10	R/W		TX FIFO Overflow Interrupt Enable
10	R/W		0: Disable
			1: Enable

MACSIL

MAG

9 ...



Offset:	Offset: 0x0010		Register Name: SPI_IER
Bit	Read/Write	Default/Hex	Description &
Wy.	My	in the	RF_UDR_INT_EN WE WE WE
9	R/W	0x0	RXFIFO Underrun Interrupt Enable
9	K/VV	UXU	0: Disable
			1: Enable
			RF_OVF_INT_EN
8	R/W	0x0	RX FIFO Overflow Interrupt Enable
	.,, .,	o no	0: Disable
			1: Enable
7	1	1	/
			TF_FUL_INT_EN
6	R/W	0x0	TX FIFO Full Interrupt Enable
Mesu	Ties -	OAD TO	0: Disable
MUNCO	nit of the	Whyte 1	(1: Enable with with with with
			TX_EMP_INT_EN
5	R/W	0x0	TX FIFO Empty Interrupt Enable
	11/11/	OXO	0: Disable
		4	1: Enable
		100.	TX_ERQ_INT_EN
4	R/W	0x0	TX FIFO Empty Request Interrupt Enable
			0: Disable
			1: Enable
3	/	7	
			RF_FUL_INT_EN
200	R/W	0x0	RX FIFO Full Interrupt Enable
ANYCO	while	0x0car	O: Disable wheel wheel wheel wheel wheel wheel
			1: Enable
			RX_EMP_INT_EN
1	R/W	0x0	RX FIFO Empty Interrupt Enable
			0: Disable
			1: Enable
			RF_RDY_INT_EN
0	R/W	0x0	RX FIFO Ready Request Interrupt Enable
			0: Disable
			1: Enable



9.4.6.4 0x0014 SPI Interrupt Status Register (Default Value: 0x0000_0032)

Offset:	0x0014	"HACOL	Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
31:14	/	/	1
13	R/W1C	0x0	SSI SS Invalid Interrupt When SSI is 1, it indicates that SS has changed from the valid state to the invalid state. Writing 1 to this bit clears it.
12	R/W1C	0x0	Transfer Completed In master mode, it indicates that all bursts specified by BC have been exchanged. In other conditions, when set, this bit indicates that all the data in TXFIFO has been loaded in the Shift register, and the Shift register has shifted out all the bits. Writing 1 to this bit clears it. O: Busy 1: Transfer completed
11	R/W1C	0x0	TF_UDF TXFIFO Underrun This bit is set when the TXFIFO is underrun. Writing 1 to this bit clears it. 0: TXFIFO is not underrun 1: TXFIFO is underrun
10	R/W1C	0x0	TF_OVF TXFIFO Overflow This bit is set when the TXFIFO is overflowed. Writing 1 to this bit clears it. 0: TXFIFO is not overflowed 1: TXFIFO is overflowed
9	R/W1C	0x0	RX_UDF RXFIFO Underrun When set, this bit indicates that RXFIFO is underrun. Writing 1 to this bit clears it. 0: RXFIFO is not underrun 1: RXFIFO is underrun

My Year

MYCST

M.



Offse	Offset: 0x0014		Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description S S S
My Co	1/1/20	1/1/2co	RX_OVF white white white
8	R/W1C	0x0	RXFIFO Overflow When set, this bit indicates that RXFIFO is overflowed. Writing 1 to this bit clears it. 0: RXFIFO is not overflowed 1: RXFIFO is overflowed
7	/	/	/
6	R/W1C	0x0	TX_FULL TXFIFO Full This bit is set when the TXFIFO is full. Writing 1 to this bit clears it. 0: TXFIFO is not Full 1: TXFIFO is Full
WACSU	altycain	"ILACOLO	STX_EMP "Hoge "Hoge "Hoge "Hoge
5	R/W1C	0x1	TXFIFO Empty This bit is set when the TXFIFO is empty. Writing 1 to this bit clears it. 0: TXFIFO contains one or more words. 1: TXFIFO is empty
4	R/W1C	0x1	TX_READY TXFIFO Ready 0: TX_WL > TX_TRIG_LEVEL 1: TX_WL <= TX_TRIG_LEVEL This bit will be immediately set to 1 if TX_WL <= TX_TRIG_LEVEL. Writing "1" to this bit clears it. The TX_WL is the water level of TXFIFO.
1/3 E/1	1 MyCo	Wildcoll 1	exe and and and and
2	R/W1C	0x0	RX_FULL RXFIFO Full This bit is set when the RXFIFO is full. Writing 1 to this bit clears it. 0: Not Full 1: Full
1	R/W1C	0x1	RX_EMP RXFIFO Empty This bit is set when the RXFIFO is empty. Writing 1 to this bit clears it. 0: Not empty 1: empty

MyCo

My Co.



Offset: 0x0014			Register Name: SPI_ISR
Bit	Read/Write	Default/Hex	Description
N. S.	The	in the	RX_RDY WE WE WE WE WE
			RXFIFO Ready
			0: RX_WL < RX_TRIG_LEVEL
0	R/W1C	0x0	1: RX_WL >= RX_TRIG_LEVEL
			This bit will be immediately set to 1 if RX_WL >= RX_TRIG_LEVEL.
			Writing "1" to this bit clears it. The RX_WL is the water level of
			RXFIFO.

9.4.6.5 0x0018 SPI FIFO Control Register (Default Value: 0x0040_0001)

Offset:	Offset: 0x0018		Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description of Harris Harris Harris
31	R/WAC	0x0	TX_FIFO_RST TX FIFO Reset Writing '1' to this bit will reset the control portion of the TXFIFO and auto clear to '0' when completing the reset operation, writing '0' to this bit has no effect.
30	R/W	0x0	TF_TEST_ENB TX Test Mode Enable 0: Disable 1: Enable In normal mode, the TXFIFO can only be read by the SPI controller, writing '1' to this bit will switch the read and write function of TXFIFO to AHB bus. This bit is used to test the TXFIFO, do not set in normal operation, and do not set RE_TEST and TF_TEST at the same time.
29:25	/	1	/
24	R/W	0x0	TF_DRQ_EN TX FIFO DMA Request Enable 0: Disable 1: Enable
23:16	R/W	0x40	TX_TRIG_LEVEL TX FIFO Empty Request Trigger Level

MACSIC



Offset:	0x0018		Register Name: SPI_FCR
Bit	Read/Write	Default/Hex	Description & A
N. J.	No.	all s	RF_RST Me Me Me Me
			RXFIFO Reset
15	R/WAC	0x0	Writing '1' to this bit will reset the control portion of the receiver
			FIFO, and auto clear to '0' when completing the reset operation,
			writing '0' to this bit has no effect.
			RF_TEST
			RX Test Mode Enable
			0: Disable
			1: Enable
14	R/W	0x0	In normal mode, the RXFIFO can only be written by the SPI
			controller, writing '1' to this bit will switch the read and write
			function of RXFIFO to AHB bus. This bit is used to test the RXFIFO,
Mican	183	Car	do not set in normal operation, and do not set RF_TEST and
NU A	NAS PARIL	winds.	TF_TEST at the same time.
13:9	/	1	1
			RF_DRQ_EN
8	R/W	0x0	RXFIFO DMA Request Enable
0	IX/ VV	UXU	0: Disable
			1: Enable
7.0	2 2	0v1	RX_TRIG_LEVEL
7:0 R/V	R/W	/ 0x1	RXFIFO Ready Request Trigger Level

9.4.6.6 0x001C SPI FIFO Status Register (Default Value: 0x0000_0000)

Offset: 0x001C		why call	Register Name: SPI_FSR
Bit	Read/Write	Default/Hex	Description
21	R 0x0	0.0	TB_WR
31		UXU	TXFIFO Write Buffer Write Enable
			TB_CNT
30:28	R	0x0	TXFIFO Write Buffer Counter
			These bits indicate the number of words in TXFIFO Write Buffer
27:24	/	/	/













Offset:	0x001C		Register Name: SPI_FSR
Bit	Read/Write	Default/Hex	Description & &
M. J.	MA	1/1/2	TF_CNT MY MY MY
			TXFIFO Counter
			These bits indicate the number of words in TXFIFO
23:16	R	0x0	0: 0 byte in TXFIFO
25.10	IX.	OAO	1: 1 byte in TXFIFO
			64: 64 bytes in TXFIFO
			other: Reserved
15	15 R	0x0	RB_WR
15	IV.		RXFIFO Read Buffer Write Enable
			RB_CNT
14:12	R	0x0	RXFIFO Read Buffer Counter
Micau	whycar	Whitesh	These bits indicate the number of words in RXFIFO Read Buffer
11:8	1	1	/
			RF_CNT
			RXFIFO Counter
			These bits indicate the number of words in RXFIFO
7:0	R	0x0	0: 0 byte in RXFIFO
7.0	К	OxO	1: 1 byte in RXFIFO
			64: 64 bytes in RXFIFO
			other: Reserved

9.4.6.7 0x0020 SPI Wait Clock Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: SPI_WCR
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/



Offset	0x0020		Register Name: SPI_WCR
Bit	Read/Write	Default/Hex	Description & A
My.	of the state of th	ill's	SWC MAS MAS MAS MAS
			Dual mode direction switch wait clock counter (for master mode only).
			These bits control the number of wait states to be inserted before
19:16	R/W	0x0	starting dual data transfer in dual SPI mode. The SPI module counts
			SPI_SCLK by SWC for delaying the next word data transfer.
			0: No wait states inserted
			n: n SPI_SCLK wait states inserted
			Cannot be written when XCH=1.
		CX	wcc
			Wait Clock Counter (In master mode)
	all	0×0 %	These bits control the number of wait states to be inserted in data
200			transfers. The SPI module counts SPI_SCLK by WCC for delaying the
15:0	R/W/C		next word data transfer, in the limit of the
			0: No wait states inserted
			n: n SPI_SCLK wait states inserted
			Cannot be written when XCH=1.

9.4.6.8 0x0028 SPI Sample Delay Control Register (Default Value: 0x0000_2000)

	Offset: 0x0028			Register Name: SPI_SAMP_DL
	Bit	Read/Write	Default/Hex	Description
	31:16	1	1	/
101	15	R/W	0x0	SAMP_DL_CAL_START Sample Delay Calibration Start When set, it indicates that start sample delay chain calibration. Cannot be written when XCH=1.
	14	R	0x0	SAMP_DL_CAL_DONE Sample Delay Calibration Done When set, it indicates that the sample delay chain calibration is done and the result of calibration is shown in SAMP_DL. Cannot be written when XCH=1.

)



Offset:	0x0028		Register Name: SPI_SAMP_DL
Bit	Read/Write	Default/Hex	Description &
W.A.	My.	My 1	SAMP_DL WY WY WY WY
13:8	R	0x20	Sample Delay It indicates the number of delay cells corresponding to the current card clock. The delay time generated by these delay cells is equal to the cycle of the card clock nearly. Generally, it is necessary to do drive delay calibration when the card clock is changed. This bit is valid only when SAMP_DL_CAL_DONE is set. Cannot be written when XCH=1.
		CX	SAMP_DL_SW_EN
			Sample Delay Software Enable
7	R/W	0x0	When set, it indicates that enable sample delay specified at
Magn	nit year	niplest.	SAMP_DL_SW, Cannot be written when XCH=1.
6	/	/	/
			SAMP_DL_SW
			Sample Delay Software
			The relative delay between the clock line and command line, data
5:0	R/W	0x0	lines.
			It can be determined according to the value of SAMP_DL, the cycle
			of the card clock, and the input timing requirement of the device.
			Cannot be written when XCH=1.

9.4.6.9 0x0030 SPI Master Burst Counter Register (Default Value: 0x0000_0000)

Offset:	0x0030	1, 1	Register Name: SPI_MBC
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/



Offset	: 0x0030		Register Name: SPI_MBC
Bit	Read/Write	Default/Hex	Description
M. S.	l'il	in the	MBC NO NO NO NO NO
			Master Burst Counter
			In master mode, this field specifies the total burst number which
			includes the TXD, RXD, and dummy burst.
23:0	R/W	0x0	0: 0 burst
			1: 1 burst
			- 10
			N: N bursts
			Cannot be written when XCH=1.

9.4.6.10 0x0034 SPI Master Transmit Counter Register (Default Value: 0x0000_0000)

ACT TO SERVE	N/AP	The same	The the the the
Offset:	0x0034		Register Name: SPI_MTC
Bit	Read/Write	Default/Hex	Description
31:24	1	1	/
			MWTC
		1	Master Write Transmit Counter
			In master mode, this field specifies the burst number that should
			be sent to TXFIFO before automatically sending dummy bursts. For
			saving bus bandwidth, the dummy bursts (all zero bits or all one
23:0	R/W	0x0	bits) are sent by SPI Controller automatically.
			0: 0 burst
			1: 1 burst
hycar	nickest.	whycan	
			Cannot be written when XCH=1.

9.4.6.11 0x0038 SPI Master Burst Control Counter Register (Default Value: 0x0000_0000)

Offset:	0x0038		Register Name: SPI_BCC
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/



Offset:	Offset: 0x0038		Register Name: SPI_BCC
Bit	Read/Write	Default/Hex	Description &
29	R/W	0x0	Quad_EN Quad_Mode_EN The Quad mode includes Quad-Input and Quad-Output. 0: Quad mode disable 1: Quad mode enable Cannot be written when XCH=1.
28	R/W	0x0	DRM Master Dual Mode RX Enable It is only valid when Quad_Mode_EN=0. 0: RX uses the single-bit mode 1: RX uses the dual mode Cannot be written when XCH=1.
WHY COL	11/9/53	My Contraction of the Contractio	Master Dummy Burst Counter In master mode, this field specifies the burst number that should be sent before receiving in dual SPI mode. The data does not care
27:24	R/W	0x0	by the device. 0: 0 burst 1: 1 burst N: N bursts
23:0	n/n/c ^{al}	ox0	Cannot be written when XCH=1 STC Master Single Mode Transmit Counter In master mode, this field specifies the burst number that should be sent in the single mode before automatically sending dummy bursts. This is the first transmit counter in all bursts. 0: 0 burst 1: 1 burst N: N bursts Cannot be written when XCH=1

Myco

Mes



9.4.6.12 0x0040 SPI Bit-Aligned Transfer Configure Register (Default Value: 0x0000_00A0)

Bit	110		Register Name: SPI_BATC
DIL	Read/Write	Default/Hex	Description
31	R/WAC	0x0	TCE Transfer Control Enable In master mode, it is used to start to transfer the serial bits frame, it is only valid when Work Mode Select==0x10/0x11. 0: Idle 1: Initiates transfer Writing "1" to this bit will start to transfer serial bits frame (the value comes from the SPI TX Bit Register or SPI RX Bit Register), and will auto-clear after the bursts transfer completely. Writing '0' to this bit has no effect.
Mcar	wheat	White	MSMS Master Sample Standard 0: Delay Sample Mode 1: Standard Sample Mode
30	R/W	0x0	In Standard Sample Mode, the SPI master samples the data at the standard rising edge of SCLK for each SPI mode; In Delay Sample Mode, the SPI master samples data at the edge
			that is half cycle delayed by the standard rising edge of SCLK defined in respective SPI mode.
29:26	/	1	1
25	R/W16	0x08	TBC Transfer Bits Completed When set, this bit indicates that the last bit of the serial data frame in SPI TX Bit Register (or SPI RX Bit Register) has been transferred completely. Writing 1 to this bit clears it. 0: Busy 1: Transfer Completed It is only valid when Work Mode Select==0x10/0x11.
24	R/W	0x0 /	TBC_INT_EN Transfer Bits Completed Interrupt Enable 0: Disable 1: Enable It is only valid when Work Mode Select==0x10/0x11.



Offset:	0x0040		Register Name: SPI_BATC
Bit	Read/Write	Default/Hex	Description & &
	W.	IN.	RX_FEM_LEN Configure the length of serial data frame (burst) of RX 000000: 0 bit
21:16	R/W	0x00	000001: 1 bit 100000: 32 bits Other values: reserved It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE (SPI_BATC[31])=1.
15:14	/	1	/
Mycal	"West	William .	TX_FEM_LEN Configure the length of serial data frame (burst) of TX 000000: 0 bit of the length of serial data frame (burst) of TX 000001: 1 bit
13:8	R/W	0x00	100000: 32 bits Other values: reserved It is only valid when Work Mode Select==0x10/0x11, and cannot be written when TCE=1.
7	R/W	0x1	SS_LEVEL When control SS signal manually, set this bit to '1' or '0' to control the level of SS signal. 0: Set SS to low
Man	.injcar	itilgan	1: Set SS to high It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0, cannot be written when TCE=1.
6	R/W	0x0	SS_OWNER SS Output Owner Select Usually, the controller sends the SS signal automatically with data together. When this bit is set to 1, the software must manually write SS_LEVEL (SPI_BATC[7]) to 1 or 0 to control the level of the SS signal. 0: SPI controller
			1: Software It is only valid when Work Mode Select==0x10/0x11, and only work in Mode0, cannot be written when TCE=1.

"WASU

My Car

Mes



Offset	: 0x0040		Register Name: SPI_BATC
Bit	Read/Write	Default/Hex	Description &
M. J.	^k nin	in the	SPOL MY MY MY MY
			SPI Chip Select Signal Polarity Control
5	R/W	0x1	0: Active high polarity (0 = Idle)
	11,700	OXI	1: Active low polarity (1 = Idle)
			It is only valid when Work Mode Select==0x10/0x11, and only work
			in Mode0, cannot be written when TCE=1.
4	1	/	
			SS_SEL
			SPI Chip Select
		1	Select one of four external SPI Master/Slave Devices
			00: SPI_SSO will be asserted
3:2	R/W	0x0	01: SPI_SS1 will be asserted
Wicst	whycan	WHY COL	10: SPI_SS2 will be asserted
			11: SPI_SS3 will be asserted
			It is only valid when Work Mode Select==0x10/0x11, and only work
			in Mode0, cannot be written when TCE=1.
			WMS
			Work Mode Select
		TTD. 1	00: Data frame is byte aligned in standard SPI, dual-output/dual
1:0	R/W	0x0	input SPI, dual IO SPI, and quad-output/quad-input SPI
			01: Reserved
			10: Data frame is bit aligned in 3-wire SPI
			11: Data frame is bit aligned in standard SPI

9.4.6.13 0x0044 SPI Bit-Aligned Clock Configuration Register (Default Value: 0x0000_0000)

Offset	Offset: 0x0044		Register Name: SPI_BA_CCR
Bit	Bit Read/Write Default/Hex		Description
31:8	/	1	/
	R/W	0x0	CDR_N
7:0			Clock Divide Rate (Master Mode Only)
7.0			
7:0	R/W	0x0	The SPI_SCLK is determined according to the following equ SPI_CLK = Source_CLK / (2*(CDR_N + 1)). This register is only valid when Work Mode Select==0x10/0x1



9.4.6.14 0x0048 SPI TX Bit Register (Default Value: 0x0000_0000)

Offset: 0x0048		MyCole	Register Name: SPI_TBR _N
Bit	Read/Write	Default/Hex	Description
31:0		0x0	VTB
	R/W		The Value of the Transmit Bits
			This register is used to store the value of the transmitted serial data
			frame.
			In the process of transmission, the LSB is transmitted first.
			This register is only valid when Work Mode Select==0x10/0x11.

9.4.6.15 0x004C SPI RX Bit Register (Default Value: 0x0000_0000)

Offset: 0x0046			Register Name: SPI_RBR
Bit	Read/Write	Default/Hex	Description
			VRB
		0x0	The Value of the Receive Bits
31:0	R/W		This register is used to store the value of the received serial data
31.0	TO VV		frame.
			In the process of transmission, the LSB is transmitted first.
			This register is only valid when Work Mode Select==0x10/0x11.

9.4.6.16 0x0088 SPI Normal DMA Mode Control Register (Default Value: 0x0000_00E5)

Offse	t: 0x0088	20	Register Name: SPI_NDMA_MODE_CTL
Bit	Read/Write	Default/Hex	Description M MM MM MM
31:8	/	1	/
			SPI_ACT_M
		0x11	SPI NDMA Active Mode
7.0	D /\A/		00: dma_active is low
7:6	R/W		01: dma_active is high
			10: dma_active is controlled by dma_request (DRQ)
			11: dma_active is controlled by controller
		0x1	SPI_ACK_M
5	R/W		SPI NDMA Acknowledge Mode
	11,7 **	OXI	0: active fall do not care ack
			1: active fall must after detect ack is high



Offset: 0x0088			Register Name: SPI_	NDMA_MO	DE_CTL		
Bit	Read/Write	Default/Hex	Description	163.	163.	163.	183
M. J.	Nie Wille	in	SPI_DMA_WAIT	No.	M	No.	My
4:0	:0 R/W	0x05	Delay Cycles				
4.0		0.003	The counts of hold c	ycles from Di	MA last signa	al high to dm	a_active
			high				

9.4.6.17 0x0100 DBI Control Register 0 (Default Value: 0x0010_0000)

Offset:	0x0100		Register Name: DBI_CTL_0
Bit	Read/Write	Default/Hex	Description
34	R/W call	0×0	CMDT Command Type O: Write Command 1: Read Command
30:20	R/W	0x1	WCDC Write Command Dummy Cycles Controls dummy cycles between two write commands Range 1~255 Default Condition: there is a dbi_clk cycle between each command or parameter.
19	R/W	0x0	DAT_SEQ Output Data Sequence 0: MSB First 1: LSB First
M. Carl	March	White I	Output RGB Sequence WHO
18:16	R/W	0x0	010: GRB 011: GBR 100: BRG 101: BGR 110, 111: Reserved

MYCSI

Mest





1081

Offset	: 0x0100		Register Name: DBI_CTL_0
Bit	Read/Write	Default/Hex	Description & S
My All	illi	ill's	TRAN_MOD'S WE
15	R/W	0x0	Transmit Mode
13	IX/ VV	UXU	0: Command/Parameter
			1: Video
			DAT_FMT
		0x0	Output Data Format
			000: RGB111
14:12	R/W		001: RGB444
14.12	Try vv		010: RGB565
		17	011: RGB666
			100: RGB888 (only for 2 Data Lane Interface)
			101~111: Reserved
11	1 WHEST	IN YOUR IN	they "Holes "Holes "Holes "Holes
		0x0	DBI Interface
			000: 3 Line Interface I
10:8	R/W		001: 3 Line Interface II
	IX/ VV		010: 4 Line Interface I
		1	011: 4 Line Interface II
			100: 2 Data Lane Interface

CSI)

uh Year

hycan

MYCar

Mean

WHYCAR

My Car

MACSE

Mag



Offset	:: 0x0100		Register Name: DBI_CTL_0
Bit	Read/Write	Default/Hex	Description & &
My	My .	My.	RGB_Source_Format with with with
			When video_source_type is RGB32 (DBI_CTL_0[bit0] = 0)
			0000: RGB
			0001: RBG
			0010: GRB
			0011: GBR
			0100: BRG
			0101: BGR
			Others: Reserved
7:4	R/W	0x0	
			When video_source_type is RGB16 (DBI_CTL_0[bit0] = 1)
			0000: RGB
Mesu	Hear	Mean	0001~0100: Reserved
In.	NI.	V,	0101: BGR
			0110: GRBG_0 {G[5:3]R[4:0]B[4:0]G[2:0]}
			0111: GBRG_0 {G[5:3]B[4:0]R[4:0]G[2:0]}
			1000: GRBG_1 {G[2:0]R[4:0]B[4:0]G[5:3]}
			1001: GBRG_1 {G[2:0]B[4:0]R[4:0]G[5:3]}
			Others: Reserved
			DUM_VAL
3	R/W	0x0	Dummy Cycle Value
			Output Value During Dummy Cycle
			RGB_BO
			RGB Bit Order
2 NCOL	R/W	0x0	0: Remain the sequence of RGB data
Mills	Mede	Whycan .	1: Swap the higher bit and the lower bit for each component of
			DRAM RGB
			ELEMENT_A_POS
			Element A Position
1	R/W	0x0	Only for RGB32 Data Format
			0: A component is in the bit[31:24] of data source
			1: A component is in the bit[7:0] of data source
			VI_SRC_TYPE
0	R/W	0x0	Video Source Type
	,		0: RGB32
			1: RGB16

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.4.6.18 0x0104 DBI Control Register 1 (Default Value: 0x0000_0001)

Offset:	0x0104	"HACOL	Register Name: DBI_CTL_1
Bit	Read/Write	Default/Hex	Description
			DBI_SOFT_TRG
			DBI soft trigger
31	R/WAC	0x0	It is only available for software trigger mode. Writing '1' to this bit
			will start DBI TX module and auto clear to '0' when completing start
			operation, writing '0' to this bit has no effect.
			DBI EN MODE SEL
			DBI Enable Mode Select
30:29	R/W	0x0	00: Always on DBI mode
30.23	11, **	OXO	01: Software trigger mode
			10: Timer trigger mode
,car	real)	,can	11: TE trigger mode
28	1 1/1/2	My 1	in the the the
			RGB666_FMT
		N 0x0	2 Data Lane RGB666 Format
27:26	R/W		00: Normal Format
			01: Special Format for ILITEK
			10: Special Format for New Vision
			DBI_RXCLK_INV
25	R/W	0x0	DBI rx clock inverse
25	R/W	UXU	0: Sample data by using the positive edge of the output clock
			1: Sample data by using the negative edge of the output clock
	R/W		DBI_CLKO_MOD
ar.		8/M _{1/201} 0×0 ₂₀₁	DBI output clock mode
24			0: DBI clock always on (DCX Setup/hold equals one clock cycle)
			1: DBI clock auto gating (DCX Setup/hold equals to a half clock
			cycle)

₂₀



Offset:	Offset: 0x0104		Register Name: DBI_CTL_1
Bit	Read/Write	Default/Hex	Description & S
W. J.	NE SIN	NE I	DBI_CLKO_4NV 4163 4163 4163
			DBI clock output inverse
			When the bit24 (DBI output clock mode) is 0.
			0: The falling edge releases the CSX signal, and the falling edge
			releases data
23	R/W	0x0	1: The rising edge releases the CSX signal, and the rising edge
	,		releases data
			When the bit24 (DBI output clock mode) is 1.
			0: The rising edge releases the CSX signal, and the falling edge
		C	releases data
			1: The falling edge releases the CSX signal, and the rising edge
			releases data
Mean	Mean	0x0	DEX_DATA
22	R/W		DCX Data Value
`			0: DCX Value equal to 0
			1: DCX Value equal to 1
			RGB 16 Data Source Select
			RGB 16 Data Source Select
21	R/W	0x0	0: Pixel1 is stored in the higher bit of address, and Pixel0 is stored in the lower bit of address
			1: PixelO is stored in the higher bit of address, and Pixel1 is stored
			in the lower bit of address
			RDAT_LSB
20	R/W	0x0	Bit Order of Read Data
20	1,4	UXU	0: A reading data is the higher bit
			1: A reading data is the lower bit
19:16	1 Million	1 Mar	Kee "Hee "Hee "Hee "Hee "Hee
			RCDC
15:8	R/W	0x0	Read Command Dummy Cycles
15.0		UXU	The dummy cycle between the read command and read data
			Reading 1-byte (8 bits) data has not dummy cycle.
			RDBN
7:0	R/W	0x1	Read Data Number of Bytes
			Sample Bytes data based on configuration.

My Year

14C81



9.4.6.19 0x0108 DBI Control Register 2 (Default Value: 0x0000_4000)

Offset	: 0x0108	"WACOL	Register Name: DBI_CTL_2
Bit	Read/Write	Default/Hex	Description
31:26	/	/	1
15	R/W	0x0	DBI_FIFO_DRQ_EN DBI FIFO DMA Request Enable 0: Disable 1: Enable
14:8	R/W	0x40	DBI_TRIG_LEVEL DBI FIFO Empty Request Trigger Level
7	/	1	1
6	R/W	0x0	DBI_SDI_OUT_SEL DBI SDI PIN Output Select The signal is used with the DBI SDI PIN Function Sel bit. O: Output WRX (When DBI DCX PIN Function Sel = 0, the SDI pin outputs data) 1: Output DCX
5	R/W	0x0	DBI_DCX_SEL DBI DCX PIN Function Select 0: DBI DCX Function 1: WRX (2 Data Lane Interface)
4:3	R/W	0x0	DBI_SDI_SEL DBI SDI PIN Function Select 00: DBI_SDI (Interface II) 01: DBI_TE 10: DBI_DCX 11: Reserved
2	R/WA ^{COT}	0*0	TE_DBC_SEL TE debounce function select 0: debounce 1: no-debounce
1	R/W	0x0	TE_TRIG_SEL TE edge trigger select 0: TE rising edge 1: TE falling edge
0	R/W	0x0	TE_EN TE enable 0: TE Disable 1: TE Enable

MyCo

MACSI



9.4.6.20 0x010C DBI Timer Control Register (Default Value: 0x0000_0000)

Offset:	0x010C	illycar.	Register Name: DBI_Timer
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	DBI_TM_EN DBI Timer Enable 0: Enable 1: Disable
			DBI Timer Value It sets the time interval between sending data twice, which is frame blanking. It is used to set the time at which the interrupt of the DBI Timer is
30:0	R/W	0x0	triggered. When the Timer_EN is 1, the timer starts to count (the clock of the counting is SCLK), and the counter reaches the target value to trigger the Timer_INT of DBI, the data will start to send in series.
			Note: Do not count when sending the series data.

9.4.6.21 0x0110 DBI Video Size Register (Default Value: 0x01E0_0140)

Offset:	0x0110		Register Name: DBI_Video_Size
Bit	Read/Write	Default/Hex	Description
31:27	1		/
26:16	R/W	0x1E0	V_SIZE It is used to generate the Frame int.
15:11 10:0	/ R/W	/ 0x140	A SIZE M M M M M M M M M

9.4.6.22 0x0120 DBI Interrupt Register (Default Value: 0x0000_4000)

Offset:	0x0120		Register Name: DBI_INT
Bit	Read/Write	Default/Hex	Description
31:15	/	/	/

Mycan

1031



Offset:	0x0120		Register Name: DBI_INT
Bit	Read/Write	Default/Hex	Description & &
Media	in	is the	DBI_FIFO_EMPTY_INT
14	R/W1C	0x1	DBI FIFO Empty Interrupt Status
- '	1, 11	OXI	0: DBI_FIFO is not empty
			1: DBI_FIFO is empty
			DBI_FIFO_FULL_INT
13	R/W1C	0x0	DBI FIFO Full Interrupt Status
	IV VIC	ONO	0: DBI_FIFO is not full
			1: DBI_FIFO is full
		630	TIMER_INT
		77	It indicates that the timer has been count sclk cycles to the value
12	R/W1C	0x0	of DBI_Timer Register[30:0]. Writing 1 to this bit clears it.
.0			0: Timer has not been achieved the objective
Mycan	"KACJI.	"HACE!	1: Timer has been achieved the objective
			RD_DONE_INT
			It indicates that the number of byte setting in DBI_Control
11	R/W1C	0x0	Register 1[19:8] has been read. Writing 1 to this bit clears it.
		4	0: All data has not been read
			1: All data has been read
		PO. 1	TE_INT
			It indicates that the TE signal has been changed. Writing 1 to this
10	R/W1C	0x0	bit clears it.
			0: TE signal has not been changed
			1: TE signal has been changed
			FRAM_DONE_INT
1CSL	, JCall	0x0 ii	It indicates that a frame video data has been sent. Writing 1 to this
1 9	R/W1C	0x0	bit clears it. I'm and and and and
			0: A frame video has not been sent
			1: A frame video has been sent
			LINE_DONE_INT
	D // 4/4 C		It indicates that a line of video data has been sent. Writing 1 to
8	R/W1C	0x0	this bit clears it.
			0: A line of video data has not been sent
	,		1: A line of video data has been sent
7	/	/	/

MYC

MYCST

1,



C	Offset:	0x0120		Register Name: DBI_INT
В	it.	Read/Write	Default/Hex	Description & S
My.		ik die	is the	DBI_FIFO_EMPTY_INT_EN ME ME
6		R/W	0x0	DBI FIFO Empty Interrupt Enable
		14 **	OAO	0: Disable
				1: Enable
				DBI_FIFO_FULL_INT_EN
5	•	R/W	0x0	DBI FIFO Full Interrupt Enable
		,		0: Disable
				1: Enable
			C3	TIMER_INT_EN
4		R/W	0x0	Timer Interrupt Enable
				0: Disable
	180			1: Enable
and "		nit yes	NEXT N	RD_DONE_MT_EN MY MY MY
3		R/W	0x0	Read Done Interrupt Enable
				0: Disable
				1: Enable
				TE_INT_EN
2		R/W	0x0	TE Interrupt Enable
				0: Disable
		_		1: Enable
		- 1		FRAM_DONE_INT_EN
1		R/W	0x0	Frame Done Interrupt Enable
				0: Disable
4	20	20	70	1: Enable
Wille	-31	MLACO.	whycan w	LINE_DONE_INT_EN WITH THE LINE TO THE LINE
0		R/W	0x0	Line Done interrupt Lilable
				0: Disable
				1: Enable

9.4.6.23 0x0124 DBI Debug Register 0 (Default Value: 0x007F_0000)

Offset:	0x0124		Register Name: DBI_Debug_0
Bit	Read/Write	Default/Hex	Description
31:23	/	/	/



Offset:	0x0124		Register Name: DBI_Debug_0
Bit	Read/Write	Default/Hex	Description &
My Market	My	in him	DBI_FIFO_AVAIL
22:16	R	0x7F	DBI_FIFO ROOM VALID
			0~127 Words
15:13	/	/	
			TE_VAL
12	R	0x0	TE input value
12		ONO	0: TE not Trigger
			1: TE Trigger
			DBI_RXCS
11:8	R	0x0	FSM for DBI Receive
		77	RX_BSO ~ RX_BS6 , Gray - Code
			SH_CS
7:4	R	0x0	FSM for shifter
MyCall	whyco	nity co	0~11:SH07\$H11 M
			DBI_TXCS
			FSM for DBI Transmit
3:2	1		00: IDLE
3.2		1	01: SHIF
			10: DUMY
			11: READ
			MEM_CS
			FSM for DBI Memory
1:0	R	0x0	00: IDLE_FRM
			01: FRM_POS
			10: FRM_RDY

9.4.6.24 0x0128 DBI Debug Register 1 (Default Value: 0x0000_0000)

Offset:	0x0128		Register Name: DBI_Debug_1	
Bit	Read/Write	Default/Hex	Description	
31:26	/	/	/	
			LCNT	
25:16	R	0x0	Line counter	
			The number of pixel lines that are currently sent	
15:12	/	/	/	



				_	
		_(7	D	
	١	C	'n	-	

Offset:	0x0128		Register Name: DB	_Debug_1			
Bit	Read/Write	Default/Hex	Description	rall	783.	car	183.
AN S	M	in his	CCNT who	in	iki	NA STAN	MA
11:0	R	0x0	Component counte	r			
11.0	11	OXO	The number of RGB	component	s that are cui	rently sent	
			The field is equal to	pixel_cnt *3			

9.4.6.25 0x0200 SPI TX Data Register (Default Value: 0x0000_0000)

Offse	et: 0x0200		Register Name: SPI_TXD
Bit	Read/Write	Default/Hex	Description
31:0	R/W	OxO	Transmit Data This register can be accessed in the byte, half-word, or word unit by AHB. In the byte accessing method, if there are rooms in TXFIFO, one burst data is written to TXFIFO and the depth is increased by 1. In the half-word accessing method, two SPI burst data are written and the TXFIFO depth is increased by 2. In the word accessing method, four SPI burst data are written and the TXFIFO depth is increased by 4. Note: This address is writable-only if TF_TEST is '0', and if TF_TEST is set to '1', this address is readable and writable to test the TX FIFO through the AHB bus.

Megi

"Mage" "Malest

legt whilege

WHACAL

WHYCAL

in year

West

MyCan



9.4.6.26 0x0300 SPI RX Data Register (Default Value: 0x0000_0000)

- Acgi			
.~100		-00	٠.
. ~ 4-		Co	
	. ~	1	

Offset: 0x0300			Register Name: SPI_RXD
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	RDATA Receive Data This register can be accessed in the byte, half-word, or word unit by AHB. In the byte accessing method, if there are data in RXFIFO, the top word is returned and the RXFIFO depth is decreased by 1. In the half-word accessing method, two SPI bursts are returned and the RXFIFO depth is decreased by 2. In the word accessing method, the four SPI bursts are returned and the RXFIFO depth is decreased by 4.
			Note: This address is readable-only if RF_TEST is '0', and if RF_TEST is set to '1', this address is readable and writable to test the RX
1621	(car)	"Car	FIFO through the AHB bus, &









9.5 USB2.0 DRD

9.5.1 Overview

The USB2.0 dual-role device (USB2.0 DRD) supports both device and host functions which can also be configured as a Host-only or Device-only controller. It complies with the USB2.0 Specification.

For saving CPU bandwidth, the DMA interface of the DRD module can also support the external DMA controller to do the data transfer between the memory and the DRD FIFO. The DRD core also supports USB power saving functions.

The USB2.0 DRD has the following features:

- Complies with USB2.0 Specification
- Supports USB Host function
 - Compatible with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0
 - Compatible with Open Host Controller Interface (OHCI) Specification, Version 1.0a
 - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s), and Low-Speed (LS, 1.5 Mbit/s)
 - Supports only 1 USB Root port shared between EHCl and OHCl
- Supports USB Device function
 - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s)
 - Supports bi-directional endpoint0 (EP0) for Control transfer
 - Up to 10 user-configurable endpoints (EP1+, EP1-, EP2+, EP2-, EP3+, EP3-, EP4+, EP4-, EP5+, EP5-) for Bulk transfer, Isochronous transfer and Interrupt transfer
 - Up to (8 KB + 64 Bytes) FIFO for all EPs (including EPO)
 - Support interface to an external Normal DMA controller for every EP
- Support an internal DMA controller for data transfer with memory
- Supports High-Bandwidth Isochronous & Interrupt transfers
- Automated splitting/combining of packets for Bulk transfers
- Supports point-to-point and point-to-multipoint transfer in both Host and Peripheral modes
- Includes automatic ping capabilities
- Soft connect/disconnect function
- Performs all transaction scheduling in hardware

"WACSU

Mest

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




- Power optimization and power management capabilities
- Device and host controller share a 8K SRAM and a physical PHY

"HACEL "HACEL "HACEL

9.5.2 Block Diagram

The following figure shows the block diagram of USB2.0 DRD Controller.

Figure 9-63 USB2.0 DRD Controller Block Diagram



9.5.3 Functional Description


9.5.3.1 External Signals

Table 9-18 USB2.0 DRD External Signals

Signal	Description	Туре
USB0-DP	USB2.0 DRD differential signal positive	AI/O
USB0-DM	USB2.0 DRD differential signal negative	AI/O



9.5.3.2 Controller and PHY Connection Diagram





9.6 USB2.0 HOST

9.6.1 Overview

The USB Host Controller is fully compliant with USB 2.0 Specification, Enhanced Host Controller Interface (EHCI) Specification Revision 1.0 and Open Host Controller Interface (OHCI) Specification Release 1.0a.

The USB2.0 host controller includes the following features:


- Complies with USB2.0 Specification
- Supports USB2.0 Host function
 - Compatible with Enhanced Host Controller Interface (EHCI) Specification, Version 1.0
 - Compatible with Open Host Controller Interface (OHCI) Specification, Version 1.0a
 - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s) and Low-Speed (LS, 1.5 Mbit/s)

 Device
 - Supports only 1 USB Root port shared between EHCI and OHCI
- An internal DMA Controller for data transfer with memory

9.6.2 Block Diagram

The following figure shows the block diagram of USB2.0 Host Controller.

Figure 9-65 USB2.0 Host Controller Block Diagram



· VC3l

L029



9.6.3 Functional Description


9.6.3.1 External Signals

Table 9-19 USB2.0 Host External Signals

Signal	Description	Туре
USB1-DP	USB2.0 Host differential signal positive	AI/O
USB1-DM	USB2.0 Host differential signal negative	AI/O

9.6.3.2 Controller and PHY Connection Diagram

Figure 9-66 USB2.0 Host Controller and PHY Connection Diagram



9.6.4 Register List

10,00	20.	10,00	10,00	10,00	10,00
Module Name	Base Addr	ess _{nlus} n _{lus}	Mes	Mes	Mes
USB1	0x0420000	00			

Register Name	Offset	Description		
EHCI Capability Register				
E_CAPLENGTH	0x0000	EHCI Capability Register Length Register		
E_HCIVERSION	0x0002	EHCI Host Interface Version Number Register		
E_HCSPARAMS	0x0004	EHCI Host Control Structural Parameter Register		
E_HCCPARAMS	0x0008	EHCI Host Control Capability Parameter Register		
E_HCSPPORTROUTE	0x000C	EHCI Companion Port Route Description		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Register Name	Offset	Description	
EHCI Operational Register	.0		
TE_USBCMDN1	0x0010	EHCI USB Command Register	
E_USBSTS	0x0014	EHCI USB Status Register	
E_USBINTR	0x0018	EHCI USB Interrupt Enable Register	
E_FRINDEX	0x001C	EHCI USB Frame Index Register	
E_CTRLDSSEGMENT	0x0020	EHCI 4G Segment Selector Register	
E_PERIODICLISTBASE	0x0024	EHCI Frame List Base Address Register	
E_ASYNCLISTADDR	0x0028	EHCI Next Asynchronous List Address Register	
E_CONFIGFLAG	0x0050	EHCI Configured Flag Register	
E_PORTSC	0x0054	EHCI Port Status/Control Register	
OHCI Control and Status Par	tition Register		
O_HcControl	0x0404	OHCI Control Register	
O_HcCommandStatus	0x0408	QHCI Command Status Register	
O_HcInterruptStatus	0x040C	OHCI Interrupt Status Register	
O_HcInterruptEnable	0x0410	OHCI Interrupt Enable Register	
O_HcInterruptDisable	0x0414	OHCI Interrupt Disable Register	
OHCI Memory Pointer Partit	ion Register	W	
O_HcHCCA	0x0418	OHCI HCCA Base	
O_HcPeriodCurrentED	0x041C	OHCI Period Current ED Base	
O_HcControlHeadED	0x0420	OHCI Control Head ED Base	
O_HcControlCurrentED	0x0424	OHCI Control Current ED Base	
O_HcBulkHeadED	0x0428	OHCI Bulk Head ED Base	
O_HcBulkCurrentED	0x042C	OHCI Bulk Current ED Base	
O_HcDoneHead	0x0430	OHCI Done Head Base	
OHCI Frame Counter Partition	n Register	de de de	
O_HcFmInterval	0x0434	OHCI Frame Interval Register	
O_HcFmRemaining	0x0438	OHCI Frame Remaining Register	
O_HcFmNumber	0x043C	OHCI Frame Number Register	
O_HcPerioddicStart	0x0440	OHCI Periodic Start Register	
O_HcLSThreshold	0x0444	OHCI LS Threshold Register	
OHCI Root Hub Partition Register			
O_HcRhDescriptorA	0x0448	OHCI Root Hub Descriptor Register A	
O_HcRhDesriptorB	0x044C	OHCI Root Hub Descriptor Register B	
O_HcRhStatus	0x0450	OHCI Root Hub Status Register	



Register Name	Offset	Description
O_HcRhPortStatus	0x0454	OHCI Root Hub Port Status Register
HCI Controller and PHY Interf	ace Register	Miles and Miles and Miles
HCI_Interface	0x0800	HCI Interface Register
HCI_CTRL3	0x0808	HCI Control Register
PHY_Control	0x0810	PHY Control Register
PHY_STATUS	0x0824	PHY Status Register
HCI SIE Port Disable Control	0x0828	HCI SIE Port Disable Control Register

9.6.5 EHCI Register Description

9.6.5.1 0x0000 EHCI Identification Register (Default Value:0x10)

Offse	et:0x0000	White	Register Name: CAPLENGTH	MYC8.	"MYCOL	whycol.
Bit	Read/Write	Default/Hex	Description		•	
			CAPLENGTH	1		
7:0	R	0x10	The value in these bits indicates a	n offset to	add to register	base to
			find the beginning of the Operation	onal Regist	er Space.	

9.6.5.2 0x0002 EHCI Host Interface Version Number Register (Default Value:0x0100)

Offse	Offset: 0x0002		Register Name: HCIVERSION	
Bit	Read/Write	Default/Hex	Description	
			HCIVERSION	
15:0	R WAST	0×0100	This is a 16-bit register containing a BCD encoding of the EHCI revision number supported by this host controller. The most	
			significant byte of this register represents a major revision and the	
			least significant byte is the minor revision.	

9.6.5.3 0x0004 EHCI Host Control Structural Parameter Register (Default Value:0x0000_1101)

Offset: 0x0004			Register Name: HCSPARAMS
Bit	Read/Write	Default/Hex	Description
31:24	/	/	/
23:20	R	0x0	Debug Port Number



Offset	Offset: 0x0004		Register Name: HCSPARAMS		
Bit	Read/Write	Default/Hex	Description		
My Con.	West,	William .	This register identifies which of the host controller ports is the debug port. The value is the port number (one based) of the debug port. This field will always be '0'.		
19:16	/	/	1		
15:12	R	0x1	Number of Companion Controller (N_CC) This field indicates the number of companion controllers associated with this USB2.0 host controller. A zero in this field indicates there are no companion host controllers. And a value larger than zero in this field indicates there are companion USB1.1 host controller(s). This field will always be '0'.		
11:8	R withtern	0×1	Number of Port per Companion Controller (N_PCC) This field indicates the number of ports supported per companion host controller host controller. It is used to indicate the port routing configuration to system software. This field will always fix with '0'.		
7	R	0x0	Port Routing Rules This field indicates the method used by this implementation for how all ports are mapped to companion controllers. The value of this field has the following interpretation: Value Meaning The first N_PCC ports are routed to the lowest numbered function companion host controller, the next N_PCC port are routed to the next lowest function companion controller, and so on. The port routing is explicitly enumerated by the first		
White St.	MAGO	whyco	N_PORTS elements of the HCSP-PORTTOUTE array. This field will always be '0'.		
6:4	/	/	/		
3:0	R	0x1	N_PORTS This field specifies the number of physical downstream ports implemented on this host controller. The value of this field determines how many port registers are addressable in the Operational Register Space. Valid values are in the range of 0x1 to 0x0f. This field is always 1.		

Mest



9.6.5.4 0x0008 EHCI Host Control Capability Parameter Register (Default Value:0x0000_A026)

Offset	: 0x0008	"Megi"	Register Name: HCCPARAMS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15:8	R	0xA0	EHCI Extended Capabilities Pointer (EECP) This optional field indicates the existence of a capabilities list. A value of 00b indicates no extended capabilities are implemented. A non-zero value in this register indicates the offset in PCI configuration space of the first EHCI extended capabiliby. The pointer value must be 40h or greater if implemented to maintain to consistency of the PCI header defined for this calss of device. The value of this field is always '00b'.
7:4	withfeat	Ox2	Isochronous Scheduling Threshold This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule. When bit[7] is zero, the value of the least significant 3 bits indicates the number of micro-frames a host controller can hold a set of isochronous data structures(one or more) before flushing the state. When bit[7] is a one, then host software assumes the host controller may cache an isochronous data structure for an entire frame.
3	/	/	1
2	R	0x1	Asynchronous Schedule Park Capability If this bit is set to a one, then the host controller supports the park feature for high-speed queue heads in the Asynchronous Schedule. The feature can be disabled or enabled and set to a specific level by using the Asynchronous Schedule Park Mode Enable and Asynchronous Schedule Park Mode Count fields in the USBCMD
1	R	0x1	Programmable Frame List Flag If this bit is set to a zero, then system software must use a frame list length of 1024 elements with this host controller. The USBCMD register Frame List Size field is a read-only register and should be set to zero. If set to 1, then system software can specify and use the frame list in the USBCMD register Frame List Size field to cofigure the host controller. The frame list must always aligned on a 4K page boundary. This requirement ensures that the frame list is always physically contiguous.
0	/	/	

WACSU

Mes



9.6.5.5 0x000C EHCI Companion Port Route Description (Default Value:0x0000_0000)

Offset	: 0x000C		Register Name: HCSP-PORTROUTE
Bit	Read/Write	Default/Hex	Description
			HCSP-PORTROUTE
			This optional field is valid only if Port Routing Rules field in
			HCSPARAMS register is set to a one.
			This field is used to allow a host controller implementation to
			explicitly describe to which companion host controller each
			implemented port is mapped. This field is a 15-element nibble
		C-4	array (each 4 bit is one array element). Each array location
31:0	R	0x0	corresponds one-to-one with a physical port provided by the host
			controller (e.g. PORTROUTE [0] corresponds to the first PORTSC
200	110	Car	port, PORTROUTE [1] to the second PORTSC port, etc.). The value
WACO	riples	"Myles	of each element indicates to which the companion host controllers
			this port is routed. Only the first N_PORTS elements have valid
			information. A value of zero indicates that the port is routed to the
			lowest numbered function companion host controller. A value of
			one indicates that the port is routed to the next lowest numbered

function companion host controller, and so on.

9.6.5.6 0x0010 EHCI USB Command Register (Default Value:0x0008_0B00)

Offset:	Offset: 0x0010		Register	Name: USBCMD	
Bit	Read/Write	Default/Hex	Description		
31:24	/	1	1		
Mycar	MARSE	Whycar	Interrupt Threshold Control The value in this field is used by system software to select the		
			maximui	m rate at which the host controller will issue interrupts.	
			The only	valid values are defined below:	
			Value	Minimum Interrupt Interval	
			0x00	Reserved	
23:16	R/W	0x08	0x01	1 micro-frame	
			0x02	2 micro-frame	
			0x04	4 micro-frame	
			0x08	8 micro-frame(default, equates to 1 ms)	
			0x10	16 micro-frame(2ms)	
			0x20	32 micro-frame(4ms)	
			0x40	64 micro-frame(8ms)	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	: 0x0010		Register Name: USBCMD		
Bit			Description		
My Car	MyCale	MH/Call	Any other value in this register yields undefined results.		
			The default value in this field is 0x08.		
			Software modifications to this bit while HC Halted bit is equal to		
			zero results in undefined behavior.		
15:12	/	/	1		
			Asynchronous Schedule Park Mode Enable (OPTIONAL)		
			If the Asynchronous Park Capability bit in the HCCPARAMS register		
11	R	0x1	is a one, then this bit defaults to a 1 and is R/W. Otherwise the bit		
11	IN .	OXI	must be a zero and is Read Only. Software uses this bit to enable		
			or disable Park mode. When this bit is one, Park mode is enabled.		
		6	When this bit is zero, Park mode is disabled.		
10	/	1			
			Asynchronous Schedule Park Mode Count (OPTIONAL)		
Megn	, wear	10 VEST	Asynchronous Park Capability bit in the HCCPARAMS register is a		
3/11	141	M. I	one, then this field defaults to 0x3 and is W/R. Otherwise it		
`			defaults to zero and is R. It contains a count of the number of		
9:8	R	0x3	successive transactions the host controller is allowed to execute		
9.0	n	UXS	from a high-speed queue head on the Asynchronous schedule		
		4	before continuing traversal of the Asynchronous schedule.		
			Valid value are 0x1 to 0x3.Software must not write a zero to this		
			bit when Park Mode Enable is a one as it will result in undefined		
			behavior.		
			Light Host Controller Reset (OPTIONAL)		
			This control bit is not required.		
			If implemented, it allows the driver to reset the EHCI controller		
			without affecting the state of the ports or relationship to the		
20	20	20	companion host controllers. For example, the PORSTC registers		
W. S. C.	R/W/coll	0x0 ^{-3f}	should not be reset to their default values and the CF bit setting		
			should not go to zero (retaining port ownership relationships).		
			A host software read of this bit as zero indicates the Light Host		
			Controller Reset has completed and it si safe for software to re-		
			initialize the host controller. A host software read of this bit as a		
			one indicates the Light Host		
			Interrupt on Async Advance Doorbell		
			This bit is used as a doorbell by software to tell the host controller		
	- 6		to issue an interrupt the next time it advances asynchronous		
6	R/W	0x0	schedule. Software must write a 1 to this bit to ring the doorbell.		
			When the host controller has evicted all appropriate cached		
			schedule state, it sets the Interrupt on Async Advance status bit in		
			the USBSTS. if the Interrupt on Async Advance Enable bit in the		

My Year

WACSL

14,

36 🔏



Offset	: 0x0010		Registe	r Name: USBCMD
Bit	Read/Write	Default/Hex	Descrip	tion
West	Mycar	My Car	7	R register is a one then the host controller will assert an ot at the next interrupt threshold.
			The hos	st controller sets this bit to a zero after it has set the
			Interrup	ot on Async Advance status bit in the USBSTS register to a
			one.	
				e should not write a one to this bit when the asynchronous
				e is disabled. Doing so will yield undefined results.
			-	ronous Schedule Enable
				controls whether the host controller skips processing the
			<u> </u>	ronous Schedule. Values mean:
5	R/W	0x0	Bit Val	
	.,	SAIG 1	0	Do not process the Asynchronous Schedule.
Mean	year	- Jean	<u> </u>	Use the ASYNLISTADDR register to access the Asynchronous Schedule.
<i>ic.</i> ,	ng,	My, 1	The def	ault value of this field is '0b'.
,			Periodio	Schedule Enable
			This bit	controls whether the host controller skips processing the
				Schedule. Values mean:
			Bit Val	ue Meaning
4	R/W	0x0	0	Do not process the Periodic Schedule.
				Use the PERIODICLISTBASE register to access the
			1	Periodic Schedule.
			The defa	ault value of this field is '0b'.
			Frame L	ist Size
			This fie	ld is R/W only if Programmable Frame List Flag in the
	0		HCCPAR	RAMS registers is set to a one. This field specifies the size of
Wisgr	"ILACOI"	whycan	the	"HASE, "HASE, "THISE, "THISE, "THISE,
			Frame li Index	ist. The size the frame list controls which bits in the Frame
			Register	should be used for the Frame List Current index. Values
3:2	R/W	0x0	mean:	
	,		Bits	Meaning
			00b	1024 elements(4096bytes)Default value
			01b	512 elements(2048byts)
			10b	256 elements(1024bytes)For resource-constrained
				condition
			11b	reserved
			The defa	ault value is '00b'.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	: 0x0010		Register Name: USBCMD
Bit	Read/Write	Default/Hex	Description
Meal	WASALAIN.	N. N.	This control bit is used by software to reset the host controller. The
			effects of this on Root Hub registers are similar to a Chip Hardware Reset. When software writes a one to this bit, the Host Controller resets its internal pipelines, timers, counters, state machines, etc. to their initial value. Any transaction currently in progress on USB is immediately terminated. A USB reset is not driven on downstream ports.
1	R/W	0x0	All operational registers, including port registers and port state machines are set to their initial values. Port ownership reverts to the companion host controller(s). Software must reinitialize the host controller as described in Section 4.1 of the CHEI Specification
mycan	white	Wilder .	in order to return the host controller to an operational state. This bit is set to zero by the Host Controller when the reset process is complete. Software cannot terminate the reset process early by writing a zero to this register.
			Software should not set this bit to a one when the HC Halted bit in the USBSTS register is a zero. Attempting to reset an actively running host controller will result in undefined behavior.
			Run/Stop When set to a 1, the Host Controller proceeds with execution of the schedule. When set to 0, the Host Controller completes the current and any actively pipelined transactions on the USB and then halts. The Host Controller must halt within 16 micro-frames after software clears this bit.
Wheel o	R/W	0x0	after software clears this bit. The HC Halted bit indicates when the Host Controller has finished its pending pipelined transactions and has entered the stopped state.
			Software must not write a one to this field unless the Host Controller is in the Halt State. The default value is 0x0.

9.6.5.7 0x0014 EHCI USB Status Register (Default Value:0x0000_1000)

Offset: 0x0014			Register Name: USBSTS
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15	R	0x0	Asynchronous Schedule Status



Offset	0x0014		Register Name: USBSTS
Bit	Read/Write	Default/Hex	Description
	Model	Wilder 1	The bit reports the current real status of Asynchronous Schedule. If this bit is a zero then the status of the Asynchronous Schedule is disabled. If this bit is a one then the status of the Asynchronous Schedule is enabled. The Host Controller is not required to immediately disable or enable the Asynchronous Schedule when software transitions the Asynchronous Schedule Enable bit in the USBCMD register. When this bit and the Asynchronous Schedule Enable bit are the same value, the Asynchronous Schedule is either enabled (1) or disabled (0).
14 _M ry ^{cor}	R with Call	0×0	Periodic Schedule Status The bit reports the current real status of the Periodic Schedule. If this bit is a zero then the status of the Periodic Schedule is disabled. If this bit is a one then the status of the Periodic Schedule is enabled. The Host Controller is not required to <i>immediately</i> disable or enable the Periodic Schedule when software transitions the Periodic Schedule Enable bit in the USBCMD register. When this bit and the Periodic Schedule Enable bit are the same value, the Periodic Schedule is either enabled (1) or disabled (0).
13	R	0x0	Reclamation This is a read-only status bit, which is used to detect an empty asynchronous schedule.
12	R	0x1	HC Halted This bit is a zero whenever the Run/Stop bit is a one. The Host Controller Sets this bit to one after it has stopped executing as a result of the Run/Stop bit being set to 0, either by software or by the Host Controller Hardware (e.g. internal error). The default value is '1'.
11:6	1 11/2/25	Marie 1	Interrupt on Async Advance
5	R/WC	0x0	System software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by writing a one to the Interrupt on Async Advance Doorbell bit in the USBCMD register. This status bit indicates the assertion of that interrupt source.
4	R/WC	0x0	Host System Error The Host Controller set this bit to 1 when a serious error occurs during a host system access involving the Host Controller module. When this error occurs, the Host Controller clears the Run/Stop bit in the Command register to prevent further execution of the scheduled TDs.
3	R/WC	0x0	Frame List Rollover

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



et: 0x0014		Register Name: USBSTS
Read/Write	Default/Hex	Description
MACSI	Mycal.	The Host Controller sets this bit to a one when the Frame List Index
7		rolls over from its maximum value to zero. The exact value at which
		the rollover occurs depends on the frame list size. For example, if
		the frame list size is 1024, the Frame Index Register rolls over every
		time FRINDEX [13] toggles. Similarly, if the size is 512, the Host
		Controller sets this bit to a one every time FRINDEX [12] toggles.
		Port Change Detect
		The Host Controller sets this bit to a one when any port for which
		the Port Owner bit is set to zero has a change bit transition from a
		zero to a one or a Force Port Resume bit transition from a zero to
R/WC	0x0	a one as a result of a J-K transition detected on a suspended port.
		This bit will also be set as a result of the Connect Status Chang
		being set to a one after system software has relinquished
ityleit	icycan	ownership of a connected port by writing a one to a port's Port Owner bit.
7,1	14.	USB Error Interrupt(USBERRINT)
		The Host Controller sets this bit to 1 when completion of USB
D (14)	0.0	transaction results in an error condition(e.g. error counter
R/WC	UXU	underflow).If the TD on which the error interrupt occurred also
		had its IOC bit set, both.
4		This bit and USBINT bit are set.
		USB Interrupt(USBINT)
		The Host Controller sets this bit to a one on the completion of a
		USB transaction, which results in the retirement of a Transfer
R/WC	0x0	Descriptor that had its IOC bit set.
		The Host Controller also sets this bit to 1 when a short packet is
		detected (actual number of bytes received was less than the
785	call.	expected number of bytes)
	R/WC	Read/Write Default/Hex R/WC 0x0 R/WC 0x0

9.6.5.8 0x0018 EHCI USB Interrupt Enable Register (Default Value:0x0000_0000)

Offset: 0x0018			Register Name: USBINTR	
Bit	Read/Write	Default/Hex	Description	
31:6	/	/	/	
		0x0	Interrupt on Async Advance Enable	
			When this bit is 1, and the Interrupt on Async Advance bit in the	
5	R/W		USBSTS register is 1, the host controller will issue an interrupt at	
			the next interrupt threshold. The interrupt is acknowledged by	
			software clearing the Interrupt on Async Advance bit.	



Offse	et: 0x0018		Register Name: USBINTR
Bit	Read/Write	Default/Hex	Description
MYCSI	MyCol	MyCol	Host System Error Enable
4	R/W	0x0	When this bit is 1, and the Host System Error Status bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Host System Error bit.
3	R/W	0x0	Frame List Rollover Enable When this bit is 1, and the Frame List Rollover bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Frame List Rollover bit.
2	R/W	Ox0	Port Change Interrupt Enable When this bit is 1, and the Port Chang Detect bit in the USBSTS register is 1, the host controller will issue an interrupt. The interrupt is acknowledged by software clearing the Port Change Detect bit.
1	R/W	0x0	USB Error Interrupt Enable When this bit is 1, and the USBERRINT bit in the USBSTS register is 1,the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBERRINT bit.
0	R/W	0x0	USB Interrupt Enable When this bit is 1, and the USBINT bit in the USBSTS register is 1, the host controller will issue an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the USBINT bit

9.6.5.9 0x001C EHCI Frame Index Register (Default Value:0x0000_0000)

Offset:	0x001C		Register Name: FRINDEX		
Bit	Read/Write	Default/Hex	Description		
31:14	/	/	1		
			Frame Index		
			The value in this register increment at the end of each time frame		
			(e.g. micro-frame). Bits[N:3] are used for the Frame List current		
13:0 R/W		0	index. It means that each location of the frame list is accessed 8		
			times (frames or Micro-frames) before moving to the next index.		
			The following illustrates values of N based on the value of the		
			Frame List Size field in the USBCMD register.		



Offset: 0x001C			Register Name: FRINDEX				
Bit	Read/Write	Default/Hex	Description				
WACSI	Myest	MyCol.	USBCMD[Frame List Size]	Number Elements	N WHOS		
			00b	1024	12		
			01b	512	11		
			10b	256	10		
			11b	Reserved			



This register must be written as a DWord. Byte writes produce undefined results.

9.6.5.10 0x0024 EHCI Periodic Frame List Base Address Register (Default Value:0x0000_0000)

Offset:	0x0024		Register Name: PERIODICLISTBASE
Bit	Read/Write	Default/Hex	Description
			Base Address
		4	These bits correspond to memory address signals [31:12],
			respectively.
			This register contains the beginning address of the Periodic Frame
			List in the system memory.
31:12	R/W	0x0	System software loads this register prior to starting the schedule
			execution by the Host Controller. The memory structure
			referenced by this physical memory pointer is assumed to be 4
			Kbyte aligned. The contents of this register are combined with the
			Frame Index Register (FRINDEX) to enable the Host Controller to
West,	Mean	Mcgly	step through the Periodic Frame List in sequence.
11:0	1 11	July .	

NOTE

Writes must be Dword Writes.

MyCo

MHCS



9.6.5.11 0x0028 EHCI Current Asynchronous List Address Register (Default Value:0x0000_0000)

100	<i>]</i> -
10	
1600	

Offset: 0x0028			Register Name: ASYNCLISTADDR
Bit	Read/Write	Default/Hex	Description
			Link Pointer (LP)
			This field contains the address of the next asynchronous queue
31:5	R/W	0x0	head to be executed.
			These bits correspond to memory address signals [31:5],
			respectively.
4:0	/	/	



Write must be DWord Writes.

MACSI

9.6.5.12 0x0050 EHCI Configure Flag Register (Default Value:0x0000_0000)

Offset: 0x0050			Register Name: CONFIGFLAG		
Bit	Read/Write	Default/Hex	Descript	ion	
31:1	1	1	1		
0	R/W 0x0		Host sof	tware sets this bit as the last action in its process of ing the Host Controller. This bit controls the default port-control logic as follow: Meaning Port routing control logic default-routs each port to an	
AN CAL	WEST	"HACELL "HACELL		implementation dependent classic host controller. Port routing control logic default-routs all ports to this host controller. ult value of this field is '0'.	



This register is not used in the normal implementation.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.6.5.13 0x0054 EHCI Port Status and Control Register (Default Value:0x0000_2000)

Offset:	: 0x0054	Man	Register Name: PORTSC			
Bit	Read/Write	Default/Hex	Description			
31:22	/	/	/			
			Wake on Disconnect Enable (WKDSCNNT_E)			
			Writing this bit to a one enables the port to be sensitive to device			
21	R/W	0x0	disconnects as wake-up events.			
			This field is zero if Port Power is zero.			
			The default value in this field is '0'.			
			Wake on Connect Enable (WKCNNT_E)			
		64	Writing this bit to a one enable the port to be sensitive to device			
20	R/W	0x0	connects as wake-up events.			
			This field is zero if Port Power is zero.			
			The default value in this field is '0'.			
Mycan	WHACSII.	"ILACOTE	Port Test Control			
			The value in this field specifies the test mode of the port. The			
			encoding of the test mode bits are as follows:			
			Bits Test Mode			
			0000b The port is NOT operating in a test mode.			
			0001b Test J_STATE			
19:16	R/W	0x0	0010b Test K_STATE			
			0011b Test SE0_NAK			
			0100b Test Packet			
			0101b Test FORCE_ENABLE			
			0110b-			
			1111b Reserved			
ar l	20	200	The default value in this field is '0000b'.			
15:14	1 Mys	Miny "	THE THE THE THE THE THE			
			Port Owner			
			This bit unconditionally goes to a 0b when the Configured bit in the			
			CONFIGFLAG register makes a 0b to 1b transition. This bit			
			unconditionally goes to 1b whenever the Configured bit is zero.			
13	R/W	0x1	System software uses this field to release ownership of the port to			
	11,7 00	OXI	selected host controller (in the event that the attached device is			
			not a high-speed device). Software writes a one to this bit when the			
			attached device is not a high-speed device. A one in this bit means			
			that a companion host controller owns and controls the port.			
			Default Value = 1b.			
12	/	/	/			



Offset:	0x0054		Register Name: PORTSC					
Bit	Read/Write	Default/Hex	Description	Description				
WACSU.	MACSIE	MH/Car	Line Status	Acou. MA	or indept they			
	4.		These bits reflect the current logical levels of the D+ (bit11) and D-					
			(bit10) signal lines. These bits are used for detection of low-speed					
			USB devices prior to port reset and enable sequence. This read					
			only field is	valid only wh	en the port enable bit is zero and the			
			current conn	ect status bit i	is set to a one.			
			The encoding	g of the bits ar	e:			
			Bit[11:10]	USB State	Interpretation			
11:10	R	0x0	00b	SE0	Not Low-speed device, perform EHCI reset.			
		CX	10b	J-state	Not Low-speed device, perform EHCI			
			100	J-State	reset.			
			01b	K-state	Low-speed device, release			
Mean	, year	Lycar.	Call.	1081	်ownership of port.			
W.,	, nil	M,	11b	Undefined	Not Low-speed device, perform EHCI reset.			
			This value of this field is undefined if Port Power is zero.					
9	1	1	/	/ riis value of this field is undefined if Fort Fower is zero.				
9		7	Port Reset	MI				
		1	1=Port is in Reset. 0=Port is not in Reset. Default value = 0.					
			When software writes a one to this bit (from a zero), the bus reset					
			sequence as defined in the USB Specification Revision 2.0 is					
			started. Software writes a zero to this bit to terminate the bus					
			reset sequence. Software must keep this bit at a one long enough					
			to ensure the reset sequence, as specified in the USB Specification					
			Revision 2.0, completes.					
20	20	20	Note: When software writes this bit to a one , it must also write					
My Car	whyco.	My Co.	a zero to the Port Enable bit.					
8	R/W	0x0						
	.,		Note that wh	nen software v	writes a zero to this bit there may be a			
			delay before	the bit status	changes to a zero. The bit status will not			
			read as a zer	o until after th	ne reset has completed. If the port is in			
			high-speed n	node after res	et is complete, the host controller will			
			automatically	y enable this	port (e.g. set the Port Enable bit to a			
			1		st terminate the reset and stabilize the			
					illiseconds of software transitioning this			
					or example: if the port detects that the			
				_	speed during reset, then the host			
					port in the enabled state with 2ms of			
			software wri	ting this bit to	a zero.			

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	0x0054		Register Name: PORTSC		
Bit	Read/Write	Default/Hex	Description		
Mich	Mycon	WHOOK .	The HC Halted bit in the USBSTS register should be a zero software attempts to use this bit. The host controller may ho Reset asserted to a one when the HC Halted bit is a one. This field is zero if Port Power is zero.		
			Suspend Port Enabled Bit and Suspen states as follows: Bits[Port Enables, Suspend] Ox	d bit of this register define the port Port State Disable	
		27	10	Enable	
7	R/W	OxO	the end of the current transa when this bit was written to sensitive to resume detection change until the port is suspending a port if there is a the USB. A write of zero to this bit is ignored to the controller will unconditionally a controller will unconditionally a controller sets the Force P Software sets the Port Real of the controller will be controller to the controller will be controller will unconditionally a controller will unconditionally a controller will be controller	ort Resume bit to a zero(from a one). set bit to a one(from a zero). bit to a one when the port is not is a zero), the results are undefined.	
6	R/W	0x0	The default value in this field is '0'. Force Port Resume 1 = Resume detected/driven on port. 0 = No resume (K-state) detected/driven on port. Default value = 0. This functionality defined for manipulating this bit depends on the value of the Suspend bit. For example, if the port is not suspend and software transitions this bit to a one, then the effects on the bus are undefined. Software sets this bit to 1 to drive resume signaling. The Host Controller sets this bit to a 1 if a J-to-K transition is detected while the port is in the Suspend state. When this bit transitions to a one because a J-to-K transition is detected, the Port Change Detect bit		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	: 0x0054		Register Name: PORTSC
Bit	Read/Write	Default/Hex	Description
MACSI	Mycole	My Car	to a one, the host controller must not set the Port Change Detect bit.
	ingen	injest	Note that when the EHCI controller owns the port, the resume sequence follows the defined sequence documented in the USB Specification Revision 2.0. The resume signaling (Full-speed 'K') is driven on the port as long as this remains a one. Software must appropriately time the Resume and set this bit to a zero when the appropriate amount of time has elapsed. Writing a zero (from one) causes the port to return high-speed mode (forcing the bus below the port into a high-speed idle). This bit will remain a one until the port has switched to high-speed idle. The host controller must complete this transition within 2 milliseconds of software setting this bit to a zero. This field is zero if Port Power is zero.
5	R/WC	0x0	This bit gets set to a one when there is a change to Over-current Active. Software clears this bit by writing a one to this bit position.
4	R	0x0	Over-current Active 0 = This port does not have an over-current condition 1 = This port currently has an over-current condition This bit will automatically transition from a one to a zero when the over current condition is removed. The default value of this bit is '0'.
3	R/WC	0x0	Port Enable/Disable Change 1 = Port enabled/disabled status has changed 0 = No change For the root hub, this bit gets set to a one only when a port is disabled due to the appropriate conditions existing at the EOF2 point (See Chapter 11 of the USB Specification for the definition of a Port Error). Software clears this bit by writing a 1 to it. This field is zero if Port Power is zero.
2	R/W	0x0	Port Enabled/Disabled 1=Enable 0=Disable Ports can only be enabled by the host controller as a part of the reset and enable. Software cannot enable a port by writing a one to this field. The host controller will only set this bit to a one when the reset sequence determines that the attached device is a high-speed device.

WASEL

MA



			Register Name: PORTSC
Bit	Read/Write	Default/Hex	Description
	W. Joseph	West 1	Ports can be disabled by either a fault condition(disconnect event or other fault condition) or by host software. Note that the bit status does not change until the port state actually changes. There may be a delay in disabling or enabling a port due to other host controller and bus events. When the port is disabled, downstream propagation of data is blocked on this port except for reset. The default value of this field is '0'. This field is zero if Port Power is zero.
	R/WC	Oxo	Connect Status Change 1=Change in Current Connect Status 0=No change Indicates a change has occurred in the current connect status of the port. The host controller sets this bit for all changes to the port device connect status, even if system software has not cleared an existing connect status change. For example, the insertion status changes twice before system software has cleared the changed condition, hub hardware will be "setting" an already-set bit. Software sets this bit to 0 by writing a 1 to it. This field is zero if Port Power is zero.
0	R	0x0	Current Connect Status Device is present on port when the value of this field is a one, and no device is present on port when the value of this field is a zero. This value reflects the current state of the port, and may not correspond directly to the event that caused the Connect Status Change(Bit 1) to be set. This field is zero if Port Power zero.



This register is only reset by hardware or in response to a host controller reset.

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



9.6.6 OHCI Register Description

9.6.6.1 0x0404 OHCI Control Register (Default Value: 0x0000_0000)

Offset: 0x0404				Register Name: HcRevision		
D:4	Read/Write Default/How		Default/Hay	Description		
Bit	HCD	нс	Default/Hex	Description		
31:11	/	/	1			
				RemoteWakeupEnable This bit is used by HCD to enable or disable the remote wakeup		
10	R/W	R	0x0	feature upon the detection of upstream resume signaling. When this bit is set and the ResumeDetected bit in HcInterruptStatus is set, a remote wakeup is signaled to the host system. Setting this		
			7	bit has no impact on the generation of hardware interrupt.		
Mycal 9	R/W	R/W	0x0	RemoteWakeupConnected This bit indicates whether HC supports remote wakeup signaling. If remote wakeup is supported and used by the system, it is the responsibility of system firmware to set this bit during POST. HC clear the bit upon a hardware reset but does not alter it upon a software reset. Remote wakeup signaling of the host system is host-bus-specific and is not described in this specification.		
8	R/W	R	0x0	InterruptRouting This bit determines the routing of interrupts generated by events registered in HcInterruptStatus. If clear, all interrupt are routed to the normal host bus interrupt mechanism. If set interrupts are routed to the System Management Interrupt. HCD clears this bit upon a hardware reset, but it does not alter this bit upon a software reset. HCD uses this bit as a tag to indicate the ownership of HC.		
all desired	nty.	85	WHARE	HostControllerFunctionalState for USB Ob USBReset O1b USBResume 10b USBOperational		
7:6	R/W	R/W	0x0	A transition to USBOperational from another state causes SOF generation to begin 1 ms later. HCD may determine whether HC has begun sending SOFs by reading the StartoFrame field of HcInterruptStatus. This field may be changed by HC only when in the USBSUSPEND state. HC may move from the USBSUSPEND state to the USBRESUME state after detecting the resume signaling from a downstream port. HC enters USBSUSPEND after a software reset, whereas it enters		
				USBRESET after a hardware reset. The latter also resets the Root		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	: 0x040	4		Register Na	ame: HcRev	vision			
	Read	/Write							
Bit	НСД	НС	Default/Hex	Description	n var	Mean	in year	"WACSIL	WASIL
	40,		41.	Hub and as	serts subse	quent rese	t signaling to	downstream p	orts.
5	R/W	R	0x0	BulkListEnd This bit is s Frame. If coccur after determines the list. If HCD must	et to enable leared by Her the next sto process HcBulkCurr advance	e the proce ICD, the pro t SOF. HC s the list. V entED is po	ssing of the I ocessing of the checks the When disable winting to an by updating	Bulk list in the name of the Bulk list doe is bit wheneved, HCD may may be to be removed.	next s not er it odify oved,
480	R/W	R	0x0	Frame. If control occur and determines the list. If F	et to enable leared by F after the ne s to proces accontrolCu advance th	HCD, the prext SOF. HC s the list. VarrentED is presented to the pointer I	ocessing of to must check When disable pointing to a by updating	ontrol list in the the Control list this bit wheneved, HCD may ment of the the thick t	does ver it odify oved,
3	R/W	R	0x0	before re-enabling processing of the list. IsochronousEnable This bit is used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, HC checks the status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC continues processing the EDs. If cleared (disabled), HC halts processing of the periodic list (which now contains only isochronous EDs) and begins processing the Bulk/Control lists. Setting this bit is guaranteed to take effect in the next Frame (not					
2	R/W ³	R	OXO 3	Frame. If c	set to enab leared by F the next S	ICD, proces	sing of the p	riodic list in the periodic list doe s bit before it s	snot
1:0	R/W	R	0x0	Before proof the ratio sp Control ED continue se internal con	ies the ser cessing any pecified wit Os have be erving anot unt will be eset, HCD is	rvice ratio of the nor h its interna en process her Control retained wh s responsib	nperiodic list al count on h ed, in deter ED or switch nen crossing le for restoria er Bulk EDs S	ntrol and Bulk s, HC must com ow many none rmining whether hing to Bulk EDs the frame bouning this value.	mpty mpty er to s. The



Offset: 0x0404			Register Name: HcRevision						
D:A	Read/Write		Defeods/Hey	Décarintie	- 0	^	^	^	>
Bit	HCD	НС	Default/Hex	Descriptio	"WACSI.	ahycall	Mycal.	in year.	"WACSIL
	1,		7,	1	7	2:1			
				2		3:1			
				3		4:1			
				The defaul	lt value is 0	x0.			-

9.6.6.2 0x0408 OHCI Command Status Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0408			Register Name: HcCommandStatus		
D:4	Read/	Write	Default/Use	Description		
Bit	HCD	НС	Default/Hex	Description		
31:18	/	1	0x0	Reserved		
whycan	nityC	d.	Nicholan Ni	SchedulingOverrunCount These bits are incremented on each scheduling overrun error. It is		
17:16	R	R/W	0x0	initialized to 00b and wraps around at 11b. This will be incremented when a scheduling overrun is detected even if		
				SchedulingOverrun in HcInterruptStatus has already been set.		
				This is used by HCD to monitor any persistent scheduling problem.		
15:4	1	/	1	/ 4		
				OwershipChangeRequest		
				This bit is set by an OS HCD to request a change of control of the		
3	R/W	R/W	0x0	HC. When set HC will set the OwnershipChange field in		
				HcInterruptStatus. After the changeover, this bit is cleared and		
				remains so until the next request from OS HCD.		
				BulklListFilled		
				This bit is used to indicate whether there are any TDs on the Bulk		
		0		list. It is set by HCD whenever it adds a TD to an ED in the Bulk list.		
Mycar	NH NH	<i>y</i> .	illycal.	When HC begins to process the head of the Bulk list, it checks BLF.		
10	10		10	As long as BulkListFilled is 0, HC will not start processing the Bulk		
2	R/W	R/W	0x0	list. If BulkListFilled is 1, HC will start processing the Bulk list and		
	.,	.,		will set BF to 0. If HC finds a TD on the list, then HC will set		
				BulkListFilled to 1 causing the Bulk list processing to continue. If		
				no TD is found on the Bulk list, and if HCD does not set		
				BulkListFilled, then BulkListFilled will still be 0 when HC		
				completes processing the Bulk list and Bulk list processing will		
				stop.		
				ControlListFilled		
				This bit is used to indicate whether there are any TDs on the		
1	R/W	R/W	0x0	Control list. It is set by HCD whenever it adds a TD to an ED in the		
				Control list.		
				When HC begins to process the head of the Control list, it checks		



Offset	Offset: 0x0408			Register Name: HcCommandStatus		
D:e	Read/Write		D-fa-lt/U	Danisting of the control of the cont		
Bit	HCD/6	НС	Default/Hex	Description of Mark Market Market Market		
				CLF. As long as ControlListFilled is 0, HC will not start processing the Control list. If CF is 1, HC will start processing the Control list and will set ControlListFilled to 0. If HC finds a TD on the list, then HC will set ControlListFilled to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if the HCD does not set ControlListFilled , then ControlListFilled will still be 0 when HC completes processing the Control list and Control list processing will stop.		
O	R/W	R/E	0x0	HostControllerReset This bit is by HCD to initiate a software reset of HC. Regardless of the functional state of HC, it moves to the USBSuspend state in which most of the operational registers are reset except those stated otherwise; e.g, the InteruptRouting field of HcControl, and no Host bus accesses are allowed. This bit is cleared by HC upon the completion of the reset operation. The reset operation must be completed within 10 ms. This bit, when set, should not cause a reset to the Root Hub and no subsequent reset signaling should be asserted to its downstream ports.		

9.6.6.3 0x040C OHCI Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x040C			Register Name: HcInterruptStatus		
Bit	Read/	Write	Default/Hex	Description	
BIL	HCD	нс	Delault/ nex	Description	
31:7	/	/	/		
				RootHubStatusChange	
62	R/W 🦪	SR/W	0x0	This bit is set when the content of HcRhStatus or the content of	
all?	WEN		in Wile	any of HcRhPortStatus[NumberofDownstreamPort] has changed.	
				FrameNumberOverflow	
	5 R/W R/	D /\A/	0x0	This bit is set when the MSb of HcFmNumber (bit 15) changes	
3		N/ VV		value, from 0 to 1 or from 1 to 0, and after <i>HccaFrameNumber</i> has	
				been updated.	
				UnrecoverableError	
				This bit is set when HC detects a system error not related to USB.	
4	R/W	R/W	0x0	HC should not proceed with any processing nor signaling before	
				the system error has been corrected. HCD clears this bit after HC	
				has been reset.	
				ResumeDetected	
3	R/W	R/W	0x0	This bit is set when HC detects that a device on the USB is asserting	
				resume signaling. It is the transition from no resume signaling to	



Offset	Offset: 0x040C			Register Name: HcInterruptStatus
5:0	Read/	Write		
Bit	HCD	НС	Default/Hex	Description of Med
	1,		4	resume signaling causing this bit to be set. This bit is not set when
				HCD sets the USBRseume state.
				StartofFrame
2	D /\A/	D/\A/		This bit is set by HC at each start of frame and after the update of
2	R/W	R/W	0x0	HccaFrameNumber. HC also generates a SOF token at the same
				time.
				WritebackDoneHead
				This bit is set immediately after HC has written HcDoneHead to
1	R/W	R/W	0x0	HccaDoneHead. Further updates of the HccaDoneHead will not
			630	occur until this bit has been cleared. HCD should only clear this bit
			3-7	after it has saved the content of HccaDoneHead.
				SchedulingOverrun
				This bit is set when the USB schedule for the current Frame
030	R/W	R/W	0x0	overruns and after the update of HccaFrameNumber. A
1	m,		M. H	scheduling overrun will also cause the SchedulingOverrunCount
				of <i>HcCommandStatus</i> to be incremented.

9.6.6.4 0x0410 OHCI Interrupt Enable Register (Default Value: 0x0000_0000)

Offset: 0x0410				Register Name: HcInterruptEnable Register		
Bit	Read/	Write	Defeult/Hen	D	1.41	
ыт	HCD	НС	Default/Hex	Descr	iption	
31	R/W	R	0x0	MasterInterruptEnable A '0' writtern to this field is ignored by HC. A '1' written to this field enables interrupt generation due to events specified in the other bits of this register. This is used by HCD as Master Interrupt Enable.		
30:7	1	ST.	1 1081	(35)		
6	R/W	R	0x0	RootH 0 1	Ignore; Enable interrupt generation due to Root Hub Status Change;	
				Frame	eNumberOverflow Interrupt Enable	
_	D /\A/	6	00	0	Ignore;	
5	R/W	R	0x0	1	Enable interrupt generation due to Frame Number Over Flow;	
				Unrec	overableError Interrupt Enable	
4	R/W	R	0x0	0	Ignore;	
				1	Enable interrupt generation due to Unrecoverable Error;	
3	R/W	R	0x0	Resun	neDetected Interrupt Enable	



Offse	Offset: 0x0410				Register Name: HcInterruptEnable Register			
D:	Read/	Write	- 6 0 11 60	D				
Bit	HCD	НС	Default/Hex	Descr	iption of well well well well with			
	4.		4.	0	Ignore;			
				1	Enable interrupt generation due to Resume Detected;			
			0x0	Starto	ofFrame Interrupt Enable			
2	2 R/W	R		0	Ignore;			
				1	Enable interrupt generation due to Start of Flame;			
				Write	backDoneHead Interrupt Enable			
1	R/W	R	0x0	0	Ignore;			
				1	Enable interrupt generation due to Write back Done Head;			
			0x0	Sched	dulingOverrun Interrupt Enable			
0	R/W	R		0	Ignore;			
				1	Enable interrupt generation due to Scheduling Overrun;			

9.6.6.5 0x0414 OHCI interrupt Disable Register (Default Value: 0x0000_0000)

Offset: 0x0414				Regist	ter Name: HcInterruptDisable Register
D:1	Read/	Write	Defends/Hen		****
BIT	HCD	нс	Default/Hex	Descr	iption
4				Maste	erInterruptEnable
21	D /\\/	D /	0v0	A writ	ten '0' to this field is ignored by HC. A '1' written to this field
31	ITY VV	IX .	0.00	disabl	es interrupt generation due events specified in the other bits
				of this	s register. This field is set after a hardware or software reset.
30:7	/	/	1	11	
				Rooth	HubStatusChange Interrupt Disable
6	D /\A/	D	0.0	0	Ignore;
0	r/ vv	ĸ	UXU	1	Disable interrupt generation due to Root Hub Status
Call		No.	.c817	(31)	Changes & &
9	KNIN		Why.	Frame	eNumberOverflow Interrupt Disable
_]	D/M	D	0.0	0	Ignore;
5	K/W	K	UXU	1	Disable interrupt generation due to Frame Number Over
					Flow;
				Unrec	coverableError Interrupt Disable
4	R/W	R	0x0	0	Ignore;
				1	Disable interrupt generation due to Unrecoverable Error;
				Resun	neDetected Interrupt Disable
3 R/\	R/W	R	0x0	0	Ignore;
				1	Disable interrupt generation due to Resume Detected;
				Starto	ofFrame Interrupt Disable
2	R/W	R	0x0	0	Ignore;
				1	Disable interrupt generation due to Start of Flame;
	31 30:7 6 5 4	Bit Read/HCD 31 R/W 30:7 / 6 R/W 5 R/W 4 R/W 3 R/W	Read/Write HCD HC 31 R/W R 30:7 / / 6 R/W R 5 R/W R 4 R/W R 3 R/W R	Read/Write Default/Hex HCD HC Default/Hex 31 R/W R 0x0 30:7 / / 6 R/W R 0x0 5 R/W R 0x0 4 R/W R 0x0 3 R/W R 0x0	Read/Write Default/Hex Descr Bit Read/Write Default/Hex Descr 31 R/W R 0x0 Maste A write disable of this o



Offse	t: 0x041	4		Regis	ter Name: HcInterruptDisable Register
D:A	Read/Write		- 6 - 1 - 6 -	D-0	
Bit	HCD	НС	Default/Hex	Descr	iption of well well well well with
	1,		0x0	Write	backDoneHead Interrupt Disable
1	R/W	R		0	Ignore;
1	I N/ VV			1	Disable interrupt generation due to Write back Done
					Head;
			0x0	Sched	lulingOverrun Interrupt Disable
0	R/w	R		0	Ignore;
				1	Disable interrupt generation due to Scheduling Overrun;

9.6.6.6 0x0418 OHCI HCCA Register (Default Value: 0x0000_0000)

Offset	: 0x0418	3		Register Name: HcHCCA
Bit	Read/Write		Dofault/Hoy	Description & & &
all Bit	HCD	НС	Default/Hex	Mescription of Mac Mac Mac
				HCCA[31:8]
				This is the base address of the Host Controller Communication
31:8	R/W	R	0x0	Area. This area is used to hold the control structures and the
				Interrupt table that are accessed by both the Host Controller and
				the Host Controller Driver.
			1	HCCA[7:0]
	7			The alignment restriction in HcHCCA register is evaluated by
7:0	R	R	0x0	examining the number of zeros in the lower order bits. The
				minimum alignment is 256 bytes, therefore, bits 0 through 7 must
				always return 0 when read.

9.6.6.7 0x041C OHCI Period Current ED Register (Default Value: 0x0000_0000)

1/2/	Chi		in h	
Offset	:: 0x0410			Register Name: HcPeriodCurrentED[PCED]
D:T	Read/	Write	Default/Hey	Description
Bit	HCD	нс	Default/Hex	Description
				PCED[31:4]
				This is used by HC to point to the head of one of the Periodec list
31:4	R	R/W	0x0	which will be processed in the current Frame. The content of this
31.4	, N			register is updated by HC after a periodic ED has been processed.
				HCD may read the content in determining which ED is currently
				being processed at the time of reading.
			0x0	PCED[3:0]
3:0	R	R		Because the general TD length is 16 bytes, the memory structure
3.0	IX.	I.V.		for the TD must be aligned to a 16-byte boundary. So the lower
				bits in the PCED, through bit 0 to bit 3 must be zero in this field.



9.6.6.8 0x0420 OHCI Control Head ED Register (Default Value: 0x0000_0000)

Offset	Offset: 0x0420			Register Name: HcControlHeadED[CHED]
5	Read/	Write		Description
Bit	HCD	нс	Default/Hex	Description
			0x0	EHCD[31:4]
				The HcControlHeadED register contains the physical address of
31:4	R/W	R		the first Endpoint Descriptor of the Control list. HC traverse the
				Control list starting with the HcControlHeadED pointer. The
				content is loaded from HCCA during the initialization of HC.
			0x0	EHCD[3:0]
2.0	R	R		Because the general TD length is 16 bytes, the memory structure
3:0	, r			for the TD must be aligned to a 16-byte boundary. So the lower
				bits in the PCED, through bit 0 to bit 3 must be zero in this field.

9.6.6.9 0x0424 OHCI Control Current ED Register (Default Value: 0x0000_0000)

Offset	: 0x0424	ļ		Register Name: HcControlCurrentED[CCED]
D:4	Read/Write		Default/Hay	Description
Bit	HCD	НС	Default/Hex	Description
				CCED[31:4]
				The pointer is advanced to the next ED after serving the present
				one. HC will continue processing the list from where it left off in
				the last Frame. When it reaches the end of the Control list, HC
				checks the ControlListFilled of in HcCommandStatus. If set, it
31:4	R/W	R/W	0x0	copies the content of HcControlHeadED to HcControlCurrentED
				and clears the bit. If not set, it does nothing.
W. SIL	100	SC.	Whitest in	HCD is allowed to modify this register only when the
ARS .	Killy			ControlListEnable of HcControl is cleared. When set, HCD only
				reads the instantaneous value of this register. Initially, this is set
				to zero to indicate the end of the Control list.
				CCED[3:0]
3:0	R	R	0x0	Because the general TD length is 16 bytes, the memory structure
3.0	IV.	11	0.00	for the TD must be aligned to a 16-byte boundary. So the lower
				bits in the PCED, through bit 0 to bit 3 must be zero in this field.



9.6.6.10 0x0428 OHCI Bulk Head ED Register (Default Value: 0x0000_0000)

Offset	Offset: 0x0428		HACSIL.	Register Name: HcBulkHeadED[BHED]
D:T	Read/	Write	Defenda/Hen	Description
Bit	HCD	нс	Default/Hex	Description
				BHED[31:4]
			0x0	The HcBulkHeadED register contains the physical address of the
31:4	R/W	R		first Endpoint Descriptor of the Bulk list. HC traverses the Bulk list
				starting with the HcBulkHeadED pointer. The content is loaded
				from HCCA during the initialization of HC.
			0x0	BHED[3:0]
3:0	R			Because the general TD length is 16 bytes, the memory structure
3.0	K	R		for the TD must be aligned to a 16-byte boundary. So the lower
				bits in the PCED, through bit 0 to bit 3 must be zero in this field.

9.6.6.11 0x042C OHCI Bulk Current ED Register (Default Value: 0x0000_0000)

Offset	Offset: 0x042C			Register Name: HcBulkCurrentED[BCED]
D:4	Read/Write		Defeult/Hey	Description
Bit	HCD	нс	Default/Hex	Description
			4	BulkCurrentED[31:4]
			4	This is advanced to the next ED after the HC has served the present
	7			one. HC continues processing the list from where it left off in the
			/W 0x0	last Frame. When it reaches the end of the Bulk list, HC checks the
31:4	R/W	R/W		ControlListFilled of HcControl. If set, it copies the content of
31.4	IN VV			HcBulkHeadED to HcBulkCurrentED and clears the bit. If it is not
				set, it does nothing. HCD is only allowed to modify this register
				when the BulkListEnable of <i>HcControl</i> is cleared. When set, the
				HCD only reads the instantaneous value of this register. This is
,car	, c		,call	initially set to zero to indicate the end of the Bulk list
alle,	Mes		niny .	BulkCurrentED [3:0]
3:0	R	R	0x0	Because the general TD length is 16 bytes, the memory structure
3.0	11	i N	K UXU	for the TD must be aligned to a 16-byte boundary. So the lower
				bits in the PCED, through bit 0 to bit 3 must be zero in this field.

9.6.6.12 0x0430 OHCI Done Head Register (Default Value: 0x0000_0000)

Offset	Offset: 0x0430			Register Name: HcDoneHead
D:+	Read/Write		Default/Han	Description
Bit	HCD	нс	Default/Hex	Description
31:4	24.4 D D/M	D /\\/	D/M Ovo	HcDoneHead[31:4]
31.4	R R/W		0x0	When a TD is completed, HC writes the content of <i>HcDoneHead</i> to



Offset	t: 0x043	0		Register Name: HcDoneHead
D:0	Read/Write		Daffall /III and	
Bit	HCD	НС	Default/Hex	Description of the state of the
	4.	4,	4.	the NextTD field of the TD. HC then overwrites the content of
				HcDoneHead with the address of this TD. This is set to zero
				whenever HC writes the content of this register to HCCA. It also
				sets the WritebackDoneHead of HcInterruptStatus.
			0x0	HcDoneHead[3:0]
2.0	R	R		Because the general TD length is 16 bytes, the memory structure
3:0	, r	K		for the TD must be aligned to a 16-byte boundary. So the lower
				bits in the PCED, through bit 0 to bit 3 must be zero in this field.

9.6.6.13 0x0434 OHCI Frame Interval Register (Default Value: 0x0000_2EDF)

Offset:	0x0434			Register Name: HcFmInterval Register
NCSIT.	Read/Write		Vear	
Bit	HCD	НС	Default/Hex	Description will will will will
`				FrameIntervalToggler
31	R/W	R	0x0	HCD toggles this bit whenever it loads a new value to
)	FrameInterval.
				FSLargestDataPacket
			4	This field specifies a value which is loaded into the Largest Data
			PO. 1	Packet Counter at the beginning of each frame. The counter value
30:16	R/W	R	0x0	represents the largest amount of data in bits which can be sent or
				received by the HC in a single transaction at any given time
				without causing scheduling overrun. The field value is calculated
				by the HCD.
15:14	/	1	/	1
				FrameInterval
"ICSIL	100	EC.	whycan	This specifies the interval between two consecutive SOFs in bit
M.	Mes		Who will	times. The nominal value is set to be 11,999. HCD should store the
13:0	R/W	R	0x2edf	current value of this field before resetting HC. By setting the
13.0	IV) VV	N	OXZEGI	HostControllerReset field of <i>HcCommandStatus</i> as this will cause
				the HC to reset this field to its nominal value. HCD may choose to
				restore the stored value upon the completion of the Reset
				sequence.

WACSL

L058



9.6.6.14 0x0438 OHCI Frame Remaining Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0438			Register Name: HcFmRemaining
Bit	Read/Write		Default/Hay	Description
BIT	HCD	нс	Default/Hex	Description
				FrameRemaining Toggle
				This bit is loaded from the FrameIntervalToggle field of
31	R	R/W	0x0	HcFmInterval whenever FrameRemaining reaches 0. This bit is
				used by HCD for the synchronization between FrameInterval and
				FrameRemaining.
30:14	/	/	1	1
				FramRemaining
			CX	This counter is decremented at each bit time. When it reaches
				zero, it is reset by loading the FrameInterval value specified in
13:0	R	RW	0x0	HcFmInterval at the next bit time boundary. When entering the
.0				USBOPERATIONAL state, HC re-loads the content with the
WACSI	JAY .	9.	JUNES!	FrameInterval of HcFmInterval and uses the updated value from
	71		1, 1	the next SOF.

9.6.6.15 0x043C OHCI Frame Number Register (Default Value: 0x0000_0000)

Offset:	0x0430	;		Register Name: HcFmNumber
D:4	Read/Write		- C 1. /	Description
Bit	HCD	НС	Default/Hex	Description
31:16	/	/	1	1
15:0	R	_S R/W	0x0gg	FrameNumber This is incremented when HcFmRemaining is re-loaded. It will be rolled over to 0x0 after 0x0ffff. When entering the USBOPERATIONAL state, this will be incremented automatically. The content will be written to HCCA after HC has incremented the FrameNumber at each frame boundary and sent a SOF but before HC reads the first ED in that Frame. After writing to HCCA, HC will set the StartofFrame in HcInterruptStatus.

9.6.6.16 0x0440 OHCI Periodic Start Register (Default Value: 0x0000_0000)

Offset:	0x0440)		Register Name: HcPeriodicStatus
D:4	Read/Write		Default/Han	Description
Bit	HCD	нс	Default/Hex	Description
31:14	/	/	/	/
12.0	13:0 R/W	D	R 0x0	PeriodicStart
13:0		R		After a hardware reset, this field is cleared. This is then set by HCD

Mes

MYCS



Offset	t: 0x0440)		Register Name: HcPeriodicStatus
D:A	Read/Write		Doffeedt /II on	Discoulation of the control of the c
Bit	HCD	НС	Default/Hex	Description of the state of the
	1,		4.	during the HC initialization. The value is calculated roughly as 10%
				off from <i>HcFmInterval</i> . A typical value will be 0x2A3F (or 0x3e67).
				When HcFmRemaining reaches the value specified, processing of
				the periodic lists will have priority over Control/Bulk processing.
				HC will therefore start processing the Interrupt list after
				completing the current Control or Bulk transaction that is in
				progress.

9.6.6.17 0x0444 OHCI LS Threshold Register (Default Value: 0x0000_0628)

Offset:	0x0444	1		Register Name: HcLSThreshold
D:4	Read/	Write	Default/Hau	Description
Bit	HCD	НС	Default/Hex	Description (A)
31:12	1 4	/	4 4	1 4 4 5
		/ R	0x0628	LSThreshold
				This field contains a value which is compared to the
11:0	R/W			FrameRemaining field prior to initiating a Low Speed transaction.
11:0	IN/ VV			The transaction is started only if FrameRemaining this field. The
				value is calculated by HCD with the consideration of transmission
4				and setup overhead.

9.6.6.18 0x0448 OHCI Root Hub DescriptorA Register (Default Value: 0x0200_1201)

Offset:	0x0448			Register Name: HcRhDescriptorA
D:1	Read/	Write	Default/Hex	Description
Bit	HCD	НС		Description
m.	Mes		MI., M	PowerOnToPowerGoodTime[POTPGT]
				This byte specifies the duration HCD has to wait before accessing
31:24	R/W	R	0x2	a powered-on port of the Root Hub. It is implementation-specific.
				The unit of time is 2 ms. The duration is calculated as POTPGT *
				2ms.
23:13	/	/	/	/
				NoOverCurrentProtection
				This bit describes how the overcurrent status for the Root Hub
				ports are reported. When this bit is cleared, the
12	R/W	R	0x1	OverCurrentProtectionMode field specifies global or per-port
				reporting.
				Over-current status is reported collectively for all
				downstream ports.



Offset:	Offset: 0x0448			Register Name: HcRhDescriptorA
	Read/	Write	- 40 to 10	
Bit	HCD	НС	Default/Hex	Description of the state of the
	1,0		4,	No overcurrent protection supported.
11	R/W	R	0x0	OverCurrentProtectionMode This bit describes how the overcurrent status for the Root Hub ports are reported. At reset, these fields should reflect the same mode as PowerSwitchingMode. This field is valid only if the NoOverCurrentProtection field is cleared. O Over-current status is reported collectively for all downstream ports. 1 Over-current status is reported on per-port basis.
10	R	R	0x0	Device Type This bit specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write 0.
Myco.	nk4C			PowerSwitchingMode This bit is used to specify how the power switching of the Root Hub ports is controlled. It is implementation-specific. This field is only valid if the NoPowerSwitching field is cleared. O All ports are powered at the same time.
9	R/W	R	0x1	O All ports are powered at the same time. 1 Each port is powered individually. This mode allows port power to be controlled by either the global switch or perport switching. If the PortPowerControlMask bit is set, the port responds only to port power commands (Set/ClearPortPower). If the port mask is cleared, then the port is controlled only by the global power switch (Set/ClearGlobalPower).
West	whyce	6	White is	NoPowerSwithcing These bits are used to specify whether power switching is supported or ports are always powered. It is implementation-
8	R/W	R	0x0	specific. When this bit is cleared, the PowerSwitchingMode specifies global or per-port switching. O Ports are power switched. 1 Ports are always powered on when the HC is powered on.
7:0	R	R	0x01	NumberDownstreamPorts These bits specify the number of downstream ports supported by the Root Hub. It is implementation-specific. The minimum number of ports is 1. The maximum number of ports supported.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.6.6.19 0x044C HcRhDescriptorB Register (Default Value: 0x0000_0000)

Offset:	ffset: 0x044C			Register	Name: HcRhDescriptorB Register
D::	Read/Write		Defends (Head	D	10, 14, 19, 14, 14,
Bit	HCD	нс	Default/Hex	Descript	tion
				PortPov	verControlMask
				Each bit	indicates if a port is affected by a global power control
				commar	nd when PowerSwitchingMode is set. When set, the
				port's p	ower state is only affected by per-port power control
				(Set/Cle	arPortPower). When cleared, the port is controlled by the
				global p	power switch (Set/ClearGlobalPower). If the device is
31:16	R/W	R	0x0	configur	red to global switching mode (PowerSwitchingMode = 0),
			C 30	this field	is not valid.
			7	Bit0	Reserved
				Bit1	Ganged-power mask on Port #1.
				Bit2	Ganged-power mask on Port #2.
WACSIL	nityce.		with the wife		Mari Mari Mari
	,			Bit15	Ganged-power mask on Port #15.
				DeviceR	emovable
				Each bit	is dedicated to a port of the Root Hub. When cleared, the $$
				attached	d device is removable. When set, the attached device is
				not rem	ovable.
15:0	R/W	R	0x0	Bit0	Reserved
	7			Bit1	Device attached to Port #1.
				Bit2	Device attached to Port #2.
				/	
				Bit15	Device attached to Port #15.

9.6.6.20 0x0450 HcRhStatus Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0450			Register Name: HcRhStatus Register
D:A	Read/Write		Defenda/Hen	Description
Bit	HCD	HCD HC Default/Hex		Description
				(write)ClearRemoteWakeupEnable
31	W	R	0x0	Write a '1' clears DeviceRemoteWakeupEnable. Writing a '0' has
				no effect.
30:18	/	/	/	/
			0x0	OverCurrentIndicatorChang
17	R/W	R		This bit is set by hardware when a change has occurred to the
17	N/ VV			OverCurrentIndicator field of this register. The HCD clears this bit
				by writing a '1'. Writing a '0' has no effect.
16	R/W	R	0x0	(read)LocalPowerStartusChange



Offset:	0x0450			Register Name: HcRhStatus Register
	Read/Write		- Co. I. (1)	
Bit	HCD	НС	Default/Hex	Description of the state of the
	1,0		4.	The Root Hub does not support the local power status features,
				thus, this bit is always read as '0'.
				(write)SetGlobalPower
				In global power mode (PowerSwitchingMode =0), This bit is
				written to '1' to turn on power to all ports (clear
				PortPowerStatus). In per-port power mode, it sets
				PortPowerStatus only on ports whose PortPowerControlMask bit
				is not set. Writing a '0' has no effect.
				(read)DeviceRemoteWakeupEnable
			C3	This bit enables a ConnectStatusChange bit as a resume event,
			7	causing a USBSUSPEND to USBRESUME state transition and
				setting the ResumeDetected interrupt.
15	R/W	R	0x0	O ConnectStatusChange is not a remote wakeup event.
WACSU.	11/28		in Vent	1 ConnectStatusChange is a remote wakeup event.
	14.		4, 4	<i>y</i> , <i>y</i> , <i>y</i> , <i>y</i> ,
`				(write)SetRemoteWakeupEnable
				Writing a '1' sets DeviceRemoveWakeupEnable. Writing a '0' has
				no effect.
14:2	/	/	1	
			1	OverCurrentIndicator
	7			This bit reports overcurrent conditions when the global reporting
1	R	R/W	0x0	is implemented. When set, an overcurrent condition exists. When
		.,		cleared, all power operations are normal.
				If per-port overcurrent protection is implemented this bit is
11				always '0'
				(Read)LocalPowerStatus
The same				When read, this bit returns the LocalPowerStatus of the Root Hub.
Whole	in Co	,	whycan	The Root Hub does not support the local power status feature,
,	11,		Mr. M	thus, this bit is always read as '0'.
0	R/W	R	0x0	(Write)ClearGlobalPower
	-			When write, this bit is operated as the ClearGlobalPower. In global
				power mode (PowerSwitchingMode =0), This bit is written to '1'
				to turn off power to all ports (clear PortPowerStatus). In per-port
				power mode, it clears PortPowerStatus only on ports whose
				PortPowerControlMask bit is not set. Writing a '0' has no effect.



9.6.6.21 0x0454 HcRhPortStatus Register (Default Value: 0x0000_0100)

Offset	0x0454	T.	West.	Register Name: HcRhPortStatus		
1/2	Read/	Write	10 - f - 11 / 11 - 1	14, 14, 14, 14, 14, 14, 14, 14, 14, 14,		
Bit	HCD	нс	Default/Hex	Description		
31:21	/	/	/			
				PortResetStatusChange		
				This bit is set at the end of the 10-ms port reset signal. The HCD		
20	R/W	R/W	0x0	writes a '1' to clear this bit. Writing a '0' has no effect.		
				0 port reset is not complete		
				1 port reset is complete		
				PortOverCurrentIndicatorChange		
			C3	This bit is valid only if overcurrent conditions are reported on a		
			77	per-port basis. This bit is set when Root Hub changes the		
19	R/W	R/W	0x0	PortOverCurrentIndicator bit. The HCD writes a '1' to clear this		
				bit. Writing a '0' has no effect.		
Mycan	1,40		in Vestra	no change in PortOverCurrentIndicator		
30.	14.		11, 1	1 PortOverCurrentIndicator has changed		
				PortSuspendStatusChange		
				This bit is set when the full resume sequence has been completed.		
				This sequence includes the 20-s resume pulse, LS EOP, and 3-ms		
40	200	5/14/	0x0	resychronization delay. The HCD writes a '1' to clear this bit.		
18	R/W	R/W		Writing a '0' has no effect. This bit is also cleared when		
	r			ResetStatusChange is set.		
				0 resume is not completed		
				1 resume completed		
			_	PortEnableStatusChange		
				This bit is set when hardware events cause the PortEnableStatus		
17	D /\A/	D /\A/		bit to be cleared. Changes from HCD writes do not set this bit. The		
17	R/W	R/W	0x0	HCD writes a '1' to clear this bit. Writing a '0' has no effect.		
Wheat,	11703	<i>y</i> .	whycan	no change in PortEnableStatus		
31.	d.		W. N	1 change in PortEnableStatus		
				ConnectStatusChange		
				This bit is set whenever a connect or disconnect event occurs. The		
				HCD writes a '1' to clear this bit. Writing a '0' has no effect. If		
				CurrentConnectStatus is cleared when a		
				SetPortReset,SetPortEnable, or SetPortSuspend write occurs,		
16	R/W	R/W	0x0	this bit is set to force the driver to re-evaluate the connection		
10	11/ VV	117 VV	0.00	status since these writes should not occur if the port is		
				disconnected.		
				0 no change in PortEnableStatus		
				1 change in PortEnableStatus		
				Note: If the DeviceRemovable[NDP] bit is set, this bit is set only		



Offset	Offset: 0x0454			Register Name: HcRhPortStatus
	Read/	Write		
Bit	HCD	6	Default/Hex	Description of Mark Mark Mark
	4,		4, 4	after a Root Hub reset to inform the system that the device is
				attached.
15:10	/	/	/	
				(read)LowSpeedDeviceAttached
				This bit indicates the speed of the device attached to this port.
				When set, a Low Speed device is attached to this port. When clear,
				a Full Speed device is attached to this port. This field is valid only
				when the CurrentConnectStatus is set.
9	R/W	R/W	0x0	0 full speed device attached
				1 low speed device attached
			_ 1	
				(write)ClearPortPower
-21			Car.	The HCD clears the PortPowerStatus bit by writing a '1' to this bit.
WACO	Vily		in in	Writing a '00' has no effect.
				(read)PortPowerStatus
				This bit reflects the port's power status, regardless of the type of
				power switching implemented. This bit is cleared if an overcurrent
				condition is detected. HCD sets this bit by writing SetPortPower
				or SetGlobalPower . HCD clears this bit by writing ClearPortPower
			1	or ClearGlobalPower . Which power control switches are enabled
	r		1700	is determined by PowerSwitchingMode and
				PortPortControlMask[NumberDownstreamPort]. In global
				switching mode(PowerSwitchingMode =0), only
				Set/ClearGlobalPower controls
				this bit. In per-port power switching (PowerSwitchingMode=1), if
				the PortPowerControlMask[NDP] bit for the port is set, only
8	R/W	R/W	0x1	Set/ClearPortPower commands are enabled. If the mask is not
W. Coll	100		whycan	set, only Set/ClearGlobalPower commands are enabled. When
	W.		4.	port power is disabled, CurrentConnectStatus, PortEnableStatus,
				PortSuspendStatus, and PortResetStatus should be reset.
				0 port power is off
				1 port power is on
				(write)SetPortPower
				The HCD writes a '1' to set the PortPowerStatus bit. Writing a '0'
				has no effect.
				Note: This bit is always reads '1b' if power switching is not
				supported.
7:5	/	/	/	··· /
4	R/W	R/W	0x0	(read)PortResetStatus
	,	, ,,	1	· · · · · · · · · · · · · · · · · · ·



Offset	set: 0x0454			Register Name: HcRhPortStatus
D:e	Read/Write		D-60-14/11	Danisting 0
Bit	HCD	НС	Default/Hex	Description of Mark Mark Mark
3	R/W	R/W	Ox0	When this bit is set by a write to SetPortReset, port reset signaling is asserted. When reset is completed, this bit is cleared when PortResetStatusChange is set. This bit cannot be set if CurrentConnectStatus is cleared. O port reset signal is not active 1 port reset signal is active (write)SetPortReset The HCD sets the port reset signaling by writing a '1' to this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this write does not set PortResetStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to reset a disconnected port. (read)PortOverCurrentIndicator This bit is only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis. If per-port overcurrent reporting is not supported, this bit is set to 0. If cleared, all power operations are normal for this port. If set, an overcurrent condition exists on this port. This bit always reflects the overcurrent input signal.
	ly W			0 no overcurrent condition. 1 overcurrent condition detected. (write)ClearSuspendStatus The HCD writes a '1' to initiate a resume. Writing a '0' has no effect. A resume is initiated only if PortSuspendStatus is set.
W. A. Sel	WACE		MHERT IN	(read)PortSuspendStatus This bit indicates the port is suspended or in the resume sequence. It is set by a SetSuspendState write and cleared when PortSuspendStatusChange is set at the end of the resume
2	R/W	R/W	0x0	interval. This bit cannot be set if CurrentConnectStatus is cleared. This bit is also cleared when PortResetStatusChange is set at the end of the port reset or when the HC is placed in the USBRESUME state. If an upstream resume is in progress, it should propagate to the HC. 0
				(write)SetPortSuspend The HCD sets the PortSuspendStatus bit by writing a '1' to this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this



Offset: 0x0454				Register Name: HcRhPortStatus
Bit	Read/Write			
	HCD	НС	Default/Hex	Description of the state of the
	7			write does not set PortSuspendStatus ; instead it sets ConnectStatusChange . This informs the driver that it attempted to suspend a disconnected port. (read) PortEnableStatus
	R/W	R/W	OxO _M	This bit indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes PortEnabledStatusChange to be set. HCD sets this bit by writing SetPortEnable and clears it by writing ClearPortEnable. This bit cannot be set when CurrentConnectStatus is cleared. This bit is also set, if not already, at the completion of a port reset when ResetStatusChange is set or port suspend when SuspendStatusChange is set. O port is disabled 1 port is enabled
				(write)SetPortEnable The HCD sets PortEnableStatus by writing a '1'. Writing a '0' has no effect. If CurrentConnectStatus is cleared, this write does not set PortEnableStatus, but instead sets ConnectStatusChange. This informs the driver that it attempted to enable a disconnected Port.
O	R/W/S	R/W	0x0°	(read)CurrentConnectStatus This bit reflects the current state of the downstream port. O No device connected 1 Device connected (write)ClearPortEnable The HCD writes a '1' to clear the PortEnableStatus bit. Writing '0' to this bit has no effect. The CurrentConnectStatus is not affected by any write. Note: This bit is always read '1' when the attached device is nonremovalble (DviceRemoveable[NumberDownstreamPort]).

9.6.6.22 0x0800 HCI Interface Register (Default Value: 0x1000_0000)

Offset: 0	(0800		Register Name: USB_CTRL
Bit	Read/Write	Default/Hex	Description
31:29	/	/	Reserved



Offset: 0	c 0800		Register Name: USB_CTRL
Bit	Read/Write	Default/Hex	Description &
My	Mrs. 1	Killy Killy	DMA Transfer Status Enable
28	R	1	0: Disable
			1: Enable
27:26	/	/	1
			OHCI count select
25	D /\A/		1: Simulation mode. The counters will be much shorter then real
25	R/W	0	time
			0: Normal mode. The counters will count full time
24:19	/	/	1
10	D/M	0	1: Within 2 us of the resume-K to SEO transition
18	R/W	0	0: Random time value of the resume-K to SEO transition
17:13	/	1	1
			PP2VBUS PP2VBUS
Sycan	115	on.	1: ULPI wrapper interface will automatically set or clear DrvVbus
4/1	uiche.	ny why	register in ULPI PHY according to the port power status form the
12	R/W	0	root hub
			0: ULPI wrapper will ignore the difference between power status
			of root hub and ULPI PHY
			AHB Master interface INCR16 enable
11	R/W	0	1: Use INCR16 when appropriate
11	K/ VV		0: Do not use INCR16, use other enabled INCRX or unspecified
			length burst INCR
			AHB Master interface INCR8 enable
10	R/W	0	1: Use INCR8 when appropriate
10	11/ VV		0: Do not use INCR8, use other enabled INCRX or unspecified
			length burst INCR
			AHB Master interface burst type INCR4 enable
0.0	R/W	0.0	1: Use INCR4 when appropriate
900	11/08	100 m	0: Do not use INCR4, use other enabled INCRX or unspecified
1,	10	14	length burst INCR
			AHB Master interface INCRX align enable
8	R/W	0	1: Start INCRx burst only on burst x-align address
	1,7 **	Ü	0: Start burst on any double word boundary
			Note: This bit must enable if any bit of bit[11:9] is enabled
7:1	/	/	/
			ULPI bypass enable
0	R/W	0	1: Enable UTMI interface, disable ULPI interface
			0: Enable ULPI interface, disable UTMI interface

M,

MYCST

M,,



9.6.6.23 0x0808 HCI Control 3 Register (Default Value: 0x0001_0000)

10,0,			_	d	C
-10-		_	5		P
	٠,	\	J		

Offset: 0	x0808	White whi	Register Name: HCI_CTRL3
Bit	Read/Write	Default/Hex	Description
31:17	/	/	Reserved
			Linestate Change Detect
16	R/W1C	1	0: Linestate change not dected
10	Ny WIC	1	1: Linestate change dected
			Write '1' to clear.
15:4	/	/	Reserved
			Remote Wakeup Enable
3	R/W	0	1: Enable
		C	0: Disable
2	/	1	Reserved
			Linestate Change Interrupt Enable
1	R/W	0	1: Enable
Mico	with	white whi	0: Disable
			Linestate Change Detect Enable
0	R/W	0	1: Enable
			0: Disable

WACSU

9.6.6.24 0x0810 PHY Control Register (Default Value: 0x0000_0008)

Offset: 0	x0810		Register Name: PHY_CTRL
Bit	Read/Write	Default/Hex	Description
31:17	1	/	/
16	R/W	0	bist_en_a
15:8	R/W	0	vc_addr
Zar	R/W	O'CAL	vc_di
6:4	M	in the second	
			SIDDQ
3	R/W	0x1	1: Write 1 to disable phy
			0: Write 0 to enable phy
2:1	/	/	/
0	R/W	0x0	vc_clk





9.6.6.25 0x0824 PHY Status Register (Default Value: 0x0000_0000)

Offset: 0	x0824	whycar.	Register Name: PHY_STATUS
Bit	Read/Write	Default/Hex	Description
31:18	/	/	1
17	R	0	Bist_error
16	R	0	bist_done
15:1	/	/	1
0	R	0	vc_do

9.6.6.26 0x0828 HCI SIE Port Disable Control Register (Default Value: 0x0000_0000)

Offset: 0	x0828	TTC	Register Name: USB_SPDCR
Bit	Read/Write	Default/Hex	Description
31:17	1 Hear	Acar in	A West Wast Wast Wast
20.	W.	ν , ν	SEO Status
16	R/W	0	This bit is set when no-se0 is detected before SOF when bit[1:0]
			is 10b or 11b
15:5	1	/	1
			resume_sel
4	R/W	0	When set k-se0 transition 2 us, setting this bit to 1, which is
			cooperated with ss_utmi_backward_enb_i.
3:2	/	/	1
			Port Disable Control
			00: Port Disable when no-se0 detect before SOF
1:0	R/W	0	01: Port Disable when no-se0 detect before SOF
1.0	IN VV	0	10: No Port Disable when no-se0 detect before SOF
			11: Port Disable when no-se0 3 time detect before SOF during 8
"Cal	Call	ucal.	Frames of the second of the se





9.7 **GPIO**

9.7.1 Överview

The general purpose input/output (GPIO) is one of the blocks controlling the chip multiplexing pins. The D1 supports 6 groups of GPIO pins. Each pin can be configured as input or output and these pins are used to generate input signals or output signals for special purposes.

The Port Controller has the following features:


- 6 groups of ports (PB, PC, PD, PE, PF, PG)
- Software control for each signal pin
- Data input (capture)/output (drive)
- Each GPIO peripheral can produce an interrupt
- Pull-up/Pull-down/no-Pull register control
- Control the direction of every signal
- 4 drive strengths in each operating mode
- Up to 88 interrupts
- Configurable interrupt edges

9.7.2 Block Diagram

The following figure shows the block diagram of the GPIO.

Whice the thick


Figure 9-67 GPIO Block Diagram



The GPIO consists of the digital part (GPIO, external interface) and IO analog part (output buffer, dual pull down, pad). The digital part can select the output interface by the MUX switch; the analog part can configure pull up/down and buffer strength.

When executing GPIO read state, the GPIO reads the current level of the pin into the internal register bus. When not executing GPIO read state, the external pin and the internal register bus are off-status, which is high-impedance.

9.7.3 Functional Description

9.7.3.1 Multi-function Port

The D1 includes 88 multi-functional input/output port pins. There are 6 ports as listed below.

Table 9-20 Multi-function Port

Port Name	Number of Pins	Input Driver	Output Driver	Multiplex Pins	Power
РВ	13	Schmitt	CMOS	LCD/DMIC/OWA/I2S/TWI/PWM/IR/SPI/ UART/PB-EINT	3.3 V
PC	8	Schmitt	CMOS	SPI/SMHC/UART/BOOT/TWI/TCON/LEDC/ PC-EINT	3.3 V/ 1.8 V





Cal			
1001			5
100		_(2
10		C	ı,Oʻ
	_	7-	

Port Name	Number of Pins	Input Driver	Output Driver	Multiplex Pins	Power
PD	23	Schmitt	CMOS	LCD/LVDS/OWA/TWI/IR/DSI/SPI-DBI/	3.3 V/// ^{1/3}
	23	Schille	CIVIOS	DMIC/UART/PWM/IR/PD-EINT	1.8 V
					3.3 V/
PE	18 Schmitt		CMOS	NCSI/TWI/UART/PWM/LCD/OWA/LEDC/IR /JTAG/EMAC/PE-EINT	2.8 V/
				/JTAG/ENIAC/FE-EINT	1.8 V
DE	7	Cohmitt	CMOS	SMHC/JTAG/UART/OWA/TWI/IR/I2S/LEDC	3.3 V/
PF	PF 7 Schmitt		CIVIOS	/PWM/PF-EINT	1.8 V
DC.	10	Cabasitt	CMOS	SMHC/UART/PWM/I2S/TWI/EMAC/OWA/	3.3 V/
PG	19	Schmitt	CMOS	IR/TCON/LEDC/SPI/PG-EINT	1.8 V

MYCar

MYCSI

Hear White

in year

inycan

1758IN

in year

Mycar Mr

MAY



"Hest "Hest

ihycar

WHYCOL

Malcan

inyear

MHYCAN

MYCOL

WHACSU



9.7.3.2 **GPIO Multiplex Function**

Table 9-21 to Table 9-26 show the multiplex function pins of the D1.

NOTE

For each GPIO, FunctionQ is input function; Function1 is output function; Function9 to Function13 are reserved.

Table 9-21 PB Multiplex Function

GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PB0	PWM3	IR-TX	TWI2-SCK	SPI1-WP/DBI-TE	UARTO-TX	UART2-TX	OWA-OUT	PB-EINTO
PB1	PWM4	I2S2-DOUT3	TWI2-SDA	I2S2-DIN3	UARTO-RX	UART2-RX	IR-RX	PB-EINT1
PB2	LCD0-D0	I2S2-DOUT2	TWI0-SDA	I2S2-DIN2	LCD0-D18	UART4-TX		PB-EINT2
PB3	LCD0-D1	I2S2-DOUT1	TWI0-SCK	I2S2-DIN0	LCD0-D19	UART4-RX		PB-EINT3
PB4	LCD0-D8	I2S2-DOUT0	TWI1-SCK	12S2-DIN1	LCD0-D20	UART5-TX		PB-EINT4
PB5	CD0-D9 White	I2S2-BCLK	TWI1-SDA , H	PWMQ	ACD0-D21	UART5-RX	MACEL MACEL	PB-EINTS
PB6	LCD0-D16	I2S2-LRCK	TWI3-SCK	PWM1	LCD0-D22	UART3-TX	CPUBIST0	PB-EINT6
PB7	LCD0-D17	I2S2-MCLK	TWI3-SDA	IR-RX	LCD0-D23	UART3-RX	CPUBIST1	PB-EINT7
PB8	DMIC-DATA3	PWM5	TWI2-SCK	SPI1-HOLD/ DBI-DCX/ DBI-WRX	UARTO-TX	UART1-TX		PB-EINT8
PB9	DMIC-DATA2	PWM6	TWI2-SDA	SPI1-MISO/ DBI-SDI/ DBI-TE/ DBI-DCX	UARTO-RX	UART1-RX	Men Men	PB-EINT9
PB10	DMIC-DATA1	PWM7	TWIO-SCK	SPI1-MOSI/ DBI-SDO	CLK-FANOUTO	UART1-RTS	20, 10	PB-EINT10
PB11	DMIC-DATA0	PWM2	TWI0-SDA	SPI1-CLK/ DBI-SCLK	CLK-FANOUT1	UART1-CTS		PB-EINT11
PB12	DMIC-CLK	PWM0	OWA-IN	SPI1-CS/ DBI-CSX	CLK-FANOUT2	IR-RX		PB-EINT12

Table 9-22 PC Multiplex Function

GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PC0	UART2-TX	TWI2-SCK	LEDC-DO	<i>V</i>	7,	7	4	PC-EINTO
PC1	UART2-RX	TWI2-SDA						PC-EINT1
PC2	SPIO-CLK	SDC2-CLK						PC-EINT2
PC3	SPIO-CSO	SDC2-CMD						PC-EINT3
PC4	SPI0-MOSI	SDC2-D2	BOOT-SEL0					PC-EINT4
PC5	SPI0-MISO	SDC2-D1	BOOT-SEL1					PC-EINT5
PC6	SPIO-WP	SDC2-D0	UART3-TX	TWI3-SCK	DBG-CLK			PC-EINT6
PC7	SPIO-HOLD	SDC2-D3	UART3-RX	TWI3-SDA	TCON-TRIG			PC-EINT7



Table 9-23 PD Multiplex Function

GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PD0	LCD0-D2	LVDS0-V0P	DSI-DOP	TWI0-SCK				PD-EINTO
PD1	LCD0-D3	LVDS0-V0N	DSI-D0N	UART2-TX				PD-EINT1
PD2	LCD0-D4	LVDS0-V1P	DSI-D1P	UART2-RX				PD-EINT2
PD3	LCD0-D5	LVDS0-V1N	DSI-D1N	UART2-RTS	MACEL MACEL	MYSST	"Hist "Hist	PD-EINT3
PD4	LCD0-D6	LVDS0-V2P	DSI-CKP	UART2-CTS		79	10	PD-EINT4
PD5	LCD0-D7	LVDS0-V2N	DSI-CKN	UART5-TX				PD-EINT5
PD6	LCD0-D10	LVDS0-CKP	DSI-D2P	UART5-RX				PD-EINT6
PD7	LCD0-D11	LVDS0-CKN	DSI-D2N	UART4-TX				PD-EINT7
PD8	LCD0-D12	LVDS0-V3P	DSI-D3P	UART4-RX				PD-EINT8
PD9	LCD0-D13	LVDS0-V3N	DSI-D3N	PWM6	151			PD-EINT9
PD10	LCD0-D14	LVDS1-V0P	SPI1-CS/DBI-CSX	UART3-TX				PD-EINT10
PD11	LCD0-D15	LVDS1-V0N	SPI1-CLK/ DBI-SCLK	UART3-RX				PD-EINT11
PD12	CCD0-D18	LVDS1/V1P	SPIT-MOSI/ DBI-SDO	TWIO-SDA	My Car	MACEL	Mylest, Mylest	PD-EINT12
PD13	LCD0-D19	LVDS1-V1N	SPI1-MISO/ DBI-SDI/DBI-TE/ DBI-DCX	UART3-RTS				PD-EINT13
PD14	LCD0-D20	LVDS1-V2P	SPI1-HOLD/ DBI-DCX/ DBI-WRX	UART3-CTS	IN			PD-EINT14
PD15	LCD0-D21	LVDS1-V2N	SPI1-WP/DBI-TE	IR-RX				PD-EINT15
PD16	LCD0-D22	LVDS1-CKP	DMIC-DATA3	PWM0				PD-EINT16
PD17	LCD0-D23	LVDS1-CKN	DMIC-DATA2	PWM1				PD-EINT17
PD18	LCD0-CLK	LVDS1-V3P	DMIC-DATA1	PWM2	MACEL MARKE	why so L	Whitel Whitel	PD-EINT18
PD19	LCD0-DE	LVDS1-V3N	DMIC-DATA0	PWM3	1, 19,	la.	10 10	PD-EINT19
PD20	LCD0-HSYNC	TWI2-SCK	DMIC-CLK	PWM4				PD-EINT20
PD21	LCD0-VSYNC	TWI2-SDA	UART1-TX	PWM5				PD-EINT21
PD22	OWA-OUT	IR-RX	UART1-RX	PWM7				PD-EINT22

Table 9-24 PE Multiplex Function

GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PE0	NCSIO-HSYNC	UART2-RTS	TWI1-SCK	LCD0-HSYNC			RGMII-RXCTRL/	PE-EINTO
wal.	Mest Mest		Mest Mest	NSE.	Mest Mest	- Veal	RMII-CRS-DV	, real
PE1	NCSIO-VSYNC	UART2-CTS	TWI1-SDA	LCD0-VSYNC	Mes Mes	ne.	RGMII-RXD0/	PE-EINT1
121	110310 131110	0711112 013	1001 35/	Lebo Vollic			RMII-RXD0	
PE2	NCSIO-PCLK	UART2-TX	TWI0-SCK	CLK-FANOUT0	UARTO-TX		RGMII-RXD1/	PE-EINT2
	110010 1 0211	07.11.12.17.	TWO SER	021(1711/0010	G/		RMII-RXD1	
PE3	NCSIO-MCLK	UART2-RX	TWI0-SDA	CLK-FANOUT1	UARTO-RX		RGMII-TXCK/	PE-EINT3
		O 7 					RMII-TXCK	
PE4	NCSI0-D0	UART4-TX	TWI2-SCK	CLK-FANOUT2	D-JTAG-MS	R-JTAG-MS	RGMII-TXD0/	PE-EINT4
							RMII-TXD0	· · = - ·····
PE5	NCSI0-D1	UART4-RX	TWI2-SDA	LEDC-DO	D-JTAG-DI	R-JTAG-DI	RGMII-TXD1/	PE-EINT5
							RMII-TXD1	



GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PE6	NCSIO-D2	UART5-TX	TWI3-SCK	OWA-IN	D-JTAG-DO	R-JTAG-DO	RGMII-TXCTRL/ RMII-TXEN	PE-EINT6
PE7	NCSIO-D3	UART5-RX	TWI3-SDA	OWA-OUT	D-JTAG-CK	R-JTAG-CK	RGMII-CLKIN/ RMII-RXER	PE-EINT7
PE8	NCSI0-D4	UART1-RTS	PWM2	UART3-TX	JTAG-MS		MDC	PE-EINT8
PE9	NCSI0-D5	UART1-CTS	PWM3	UART3-RX	JTAG-DI		MDIO	PE-EINT9
PE10	NCSIO-D6	UART1-TX	PWM4	IR-RX	JTAG-DO	an Cal	EPHY-25M	PE-EINT10
PE11	NCSI0-D7	UART1-RX	I2SO-DOUT3	I2SO-DIN3	JTAG-CK	Mad	RGMII-TXD2	PE-EINT11
PE12	TWI2-SCK	NCSIO-FIELD	I2S0-DOUT2	I2SO-DIN2			RGMII-TXD3	PE-EINT12
PE13	TWI2-SDA	PWM5	I2S0-DOUT0	I2SO-DIN1	DMIC-DATA3		RGMII-RXD2	PE-EINT13
PE14	TWI1-SCK	D-JTAG-MS	I2S0-DOUT1	I2SO-DINO	DMIC-DATA2		RGMII-RXD3	PE-EINT14
PE15	TWI1-SDA	D-JTAG-DI	PWM6	I2SO-LRCK	DMIC-DATA1		RGMII-RXCK	PE-EINT15
PE16	TWI3-SCK	D-JTAG-DO	PWM7	I2SO-BCLK	DMIC-DATA0			PE-EINT16
PE17	TWI3-SDA	D-JTAG-CK	IR-TX	I2SO-MCLK	DMIC-CLK			PE-EINT17

Table 9-25 PF Multiplex Function

GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PF0	SDC0-D1	JTAG-MS	R-JTAG-MS	I2S2-DOUT1	I2S2-DIN0			PF-EINTO
PF1	SDC0-D0	JTAG-DI	R-JTAG-DI	I2S2-DOUT0	I2S2-DIN1			PF-EINT1
PF2	SDC0-CLK	UARTO-TX	TWI0-SCK	LEDC-DO	OWA-IN			PF-EINT2
PF3	SDC0-CMD	JTAG-DO	R-JTAG-DO	I2S2-BCLK				PF-EINT3
PF4	SDC0-D3	UARTO-RX	TWI0-SDA	PWM6	IR-TX			PF-EINT4
PF5	SDC0-D2	JTAG-CK	R-JTAG-CK	I2S2-LRCK				PF-EINT5
PF6		OWA-OUT	IR-RX	I2S2-MCLK	PWM5			PF-EINT6

Table 9-26 PG Multiplex Function

GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PG0	SDC1-CLK	UART3-TX	RGMII-RXCTRL/ RMII-CRS-DV	PWM7				PG-EINT0
PG1	SDC1-CMD	UART3-RX	RGMII-RXD0/ RMII-RXD0	PWM6				PG-EINT1
PG2	SDC1-D0	UART3-RTS	RGMII-RXD1/ RMII-RXD1	UART4-TX				PG-EINT2
PG3	SDC1-D1	UART3-CTS	RGMII-TXCK/ RMII-TXCK	UART4-RX				PG-EINT3
PG4	SDC1-D2	UART5-TX	RGMII-TXD0/ RMII-TXD0	PWM5	West wheel	Mycar	White Million	PG-EINT4
PG5	SDC1-D3	UART5-RX	RGMII-TXD1/ RMII-TXD1	PWM4				PG-EINT5
PG6	UART1-TX	TWI2-SCK	RGMII-TXD2	PWM1				PG-EINT6
PG7	UART1-RX	TWI2-SDA	RGMII-TXD3	OWA-IN				PG-EINT7
PG8	UART1-RTS	TWI1-SCK	RGMII-RXD2	UART3-TX				PG-EINT8
PG9	UART1-CTS	TWI1-SDA	RGMII-RXD3	UART3-RX				PG-EINT9
PG10	PWM3	TWI3-SCK	RGMII-RXCK	CLK-FANOUT0	IR-RX			PG-EINT10
PG11	I2S1-MCLK	TWI3-SDA	EPHY-25M	CLK-FANOUT1	TCON-TRIG			PG-EINT11



GPIO Port	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 14
PG12	I2S1-LRCK	TWI0-SCK	RGMII-TXCTRL/ RMII-TXEN	CLK-FANOUT2	PWM0	UART1-TX		PG-EINT12
PG13	I2S1-BCLK	TWI0-SDA	RGMII-CLKIN/ RMII-RXER	PWM2	LEDC-DO	UART1-RX		PG-EINT13
PG14	I2S1-DINO	TWI2-SCK	MDC	I2S1-DOUT1	SPIO-WP	UART1-RTS		PG-EINT14
PG15	I2S1-DOUT0	TWI2-SDA	MDIO	I2S1-DIN1	SPIO-HOLD	UART1-CTS		PG-EINT15
PG16	NR-RX WY	TCON-TRIG	RWM5 WAR	CLK-FANOUT2	NOWA-IN WHICH	LEDC-DO	MHCSH MHCS	PG-EINT16
PG17	UART2-TX	TWI3-SCK	PWM7	CLK-FANOUT0	IR-TX	UART0-TX		PG-EINT17
PG18	UART2-RX	TWI3-SDA	PWM6	CLK-FANOUT1	OWA-OUT	UARTO-RX		PG-EINT18



Which Which



9.7.3.3 Port Function

402h

, yc3

142gr

MYCan

Mest

West.

WHYCH

The Port Controller supports 6 GPIOs, every GPIO can configure as Input, Output, Function Peripheral, IO disable or Interrupt function. The configuration instruction of every function is as follows.

Table 9-27 Port Function

	Function	Buffer Strength	Pull Up	Pull Down
Input	GPIO/Multiplexing Input		x	x
Output	GPIO/Multiplexing Output	Υ	x	х
Disable	Pull Up	/	Υ	N
Disable	Pull Down	P	N	Y
Interrupt	Trigger	/	X	x

: non-configure, configuration is invalid

Y: configure


X: Select configuration according to the actual situation

N: Forbid to configure

9.7.3.4 Pull Up/Down and High-Impedance Logic

Each IO pin can configure the internal pull-up/down function or high-impedance.

Figure 9-68 Pull up/down Logic



MyCan

My Call



High-impedance, the output is float state, all buffer is off, the level is decided by external high/low level. When high-impedance, the software configures the switch on Rpu and Rpd as off, and the multiplexing function of IO is set as IO disable or input by software.

Pull-up, an uncertain signal is pulled high by resistance, the resistance has a current-limiting function. When pulling up, the switch on Rpu is conducted by software configuration, the IO is pulled up to VCC by Rpu.

Pull-down, an uncertain signal is pulled low by a resistance. When pulling down, the switch on Rpd is conducted by software configuration, the IO is pulled down to GND by Rpd.

The pull-up/down of each IO is weak pull-up/down.

The setting of pull-down, pull-up, high-impedance is decided by the external circuit.

9.7.3.5 Buffer Strength

Each IO can be set as different buffer strength. The IO buffer diagram is as follows.

Figure 9-69 IO Buffer Strength Diagram



When output high level, the n0, n1, n2, n3 of NMOS is off, the p0, p1, p2, p3 of PMOS is on. When the buffer strength is set to 0 (buffer strength is weakest), only the p0 is on, the output impedance is maximum, the impedance value is r0. When the buffer strength is set to 1, only the p0 and p1 is on, the output impedance is equivalent to two r0 in parallel, the impedance value is r0/2. When the buffer strength is 2, only the p0, p1, and p2 is on, the output impedance is equivalent to three r0 in parallel, the impedance value is r0/3. When buffer strength is 3, the p0, p1, p2, and p3 is on, the output impedance is equivalent to four r0 in parallel, the impedance value is r0/4.

When output low level, the p0, p1, p2, p3 of PMOS is off, the n0, n1, n2, n3 of NMOS is on. When the buffer strength is set to 0 (buffer strength is weakest), only the n0 is on, the output impedance is maximum, the

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



impedance value is r0. When the buffer strength is set to 1, only the n0 and n1 is on, the output impedance is equivalent to two r0 in parallel, the impedance value is r0/2. When the buffer strength is 2, only the n0, n1, and n2 is on, the output impedance is equivalent to three r0 in parallel, the impedance value is r0/3. When the buffer strength is 3, the n0, n1, n2, and n3 is on, the output impedance is equivalent to four r0 in parallel, the impedance value is r0/4.

When GPIO is set to input or interrupt function, between the output driver circuit and the port is unconnected, the driver configuration is invalid.

NOTE

The typical value of r0 is 180Ω .

9.7.3.6 Interrupt

Each group IO has an independent interrupt number. The IO within-group uses one interrupt number when one IO generates interrupt, the GPIO pins sent interrupt request to the interrupt controller. External Interrupt Status Register is used to query which IO generates interrupt.

The interrupt trigger of GPIO supports the following trigger types.

- Positive Edge: When a low level changes to a high level, the interrupt will generate. No matter how long a high level keeps, the interrupt generates only once.
- Negative Edge: When a high level changes to a low level, the interrupt will generate. No matter how long a low level keeps, the interrupt generates only once.
- High Level: Just keep a high level and the interrupt will always generate.
- Low Level: Just keep a low level and the interrupt will always generate.
- Double Edge: Positive and negative edge.

External Interrupt Configure Register is used to configure the trigger type.

The GPIO interrupt supports hardware debounce function by setting External Interrupt Debounce Register. Sample trigger signal using a lower sample clock, to reach the debounce effect because the dither frequency of the signal is higher than the sample frequency.

Set the sample clock source by PIO_INT_CLK_SELECT and the prescale factor by DEB_CLK_PRE_SCALE.



9.7.4 Register List

Module Name	Base Address	wear.	year	west.	west.	-Vegl
GPIO MILI	0x02000000	M.,	M,	M,	M,	M.,

Register Name	Offset	Description
PB_CFG0	0x0030	PB Configure Register 0
PB_CFG1	0x0034	PB Configure Register 1
PB_DAT	0x0040	PB Data Register
PB_DRV0	0x0044	PB Multi_Driving Register 0
PB_DRV1	0x0048	PB Multi_Driving Register 1
PB_PULLO	0x0054	PB Pull Register 0
PC_CFG0	0x0060	PC Configure Register 0
PC_DAT	0x0070	PC Data Register
PC_DRVO with which	0x0074	PC Multi Driving Register 0
PC_PULLO	0x0084	PC Pull Register 0
PD_CFG0	0x0090	PD Configure Register 0
PD_CFG1	0x0094	PD Configure Register 1
PD_CFG2	0x0098	PD Configure Register 2
PD_DAT	0x00A0	PD Data Register
PD_DRV0	0x00A4	PD Multi_Driving Register 0
PD_DRV1	0x00A8	PD Multi_Driving Register 1
PD_DRV2	0x00AC	PD Multi_Driving Register 2
PD_PULLO	0x00B4	PD Pull Register 0
PD_PULL1	0x00B8	PD Pull Register 1
PE_CFG0	0x00C0	PE Configure Register 0
RE_CFG1 NOTE NOTE OF THE PROPERTY OF THE PROPE	0x00C4	PE Configure Register 1
PE_DAT	0x00D0	PE Data Register
PE_DRV0	0x00D4	PE Multi_Driving Register 0
PE_DRV1	0x00D8	PE Multi_Driving Register 1
PE_PULLO	0x00E4	PE Pull Register 0
PF_CFG0	0x00F0	PF Configure Register 0
PF_DAT	0x0100	PF Data Register
PF_DRV0	0x0104	PF Multi_Driving Register 0
PF_PULLO	0x0114	PF Pull Register 0
PG_CFG0	0x0120	PG Configure Register 0
PG_CFG1	0x0124	PG Configure Register 1
PG_DAT	0x0130	PG Data Register

My Year

MH2CSI



Register Name	Offset	Description
PG_DRV0	0x0134	PG Multi_Driving Register 0
PG_DRV1 MM MM	0x0138/h ³	PG Multi_Driving Register 1
PG_DRV3	0x0140	PG Multi_Driving Register 3
PG_PULLO	0x0144	PG Pull Register 0
PB_EINT_CFG0	0x0220	PB External Interrupt Configure Register 0
PB_EINT_CTL	0x0230	PB External Interrupt Control Register
PB_EINT_STATUS	0x0234	PB External Interrupt Status Register
PB_EINT_DEB	0x0238	PB External Interrupt Debounce Register
PC_EINT_CFG0	0x0240	PC External Interrupt Configure Register 0
PC_EINT_CTL	0x0250	PC External Interrupt Control Register
PC_EINT_STATUS	0x0254	PC External Interrupt Status Register
PC_EINT_DEB	0x0258	PC External Interrupt Debounce Register
PD_EINT_CFG0	0x0260	PD External Interrupt Configure Register 0
PD_EINT_CFG1	0x0264 ₁₁ 1 ¹⁰ 111 ¹⁰	PD External Interrupt Configure Register 1
PD_EINT_CFG2	0x0268	PD External Interrupt Configure Register 2
PD_EINT_CTL	0x0270	PD External Interrupt Control Register
PD_EINT_STATUS	0x0274	PD External Interrupt Status Register
PD_EINT_DEB	0x0278	PD External Interrupt Debounce Register
PE_EINT_CFG0	0x0280	PE External Interrupt Configure Register 0
PE_EINT_CFG1	0x0284	PE External Interrupt Configure Register 1
PE_EINT_CTL	0x0290	PE External Interrupt Control Register
PE_EINT_STATUS	0x0294	PE External Interrupt Status Register
PE_EINT_DEB	0x0298	PE External Interrupt Debounce Register
PF_EINT_CFG0	0x02A0	PF External Interrupt Configure Register 0
PF_EINT_CTL	0x02B0	PF External Interrupt Control Register
PF_EINT_STATUS	0x02B4	PF External Interrupt Status Register
PF_EINT_DEB	0x02B8	PF External Interrupt Debounce Register
PG_EINT_CFG0	0x02C0	PG External Interrupt Configure Register 0
PG_EINT_CFG1	0x02C4	PG External Interrupt Configure Register 1
PG_EINT_CTL	0x02D0	PG External Interrupt Control Register
PG_EINT_STATUS	0x02D4	PG External Interrupt Status Register
PG_EINT_DEB	0x02D8	PG External Interrupt Debounce Register
		PIO Group Withstand Voltage Mode Select
PIO_POW_MOD_SEL	0x0340	Register
		PIO Group Withstand Voltage Mode Select Control
PIO_POW_MS_CTL	0x0344	Register
PIO_POW_VAL	0x0348	PIO Group Power Value Register



Register Name	Offset	Description
PIO_POW_VOL_SEL_CTL	0x0350	PIO Group Power Voltage Select Control Register

9.7.5 **Register Description**

9.7.5.1 0x0030 PB Configure Register 0 (Default Value: 0xFFFF_FFFF)

	Offset: 0x0030			Register Name: PB_0	CFG0
	Bit	Read/Write	Default/Hex	Description	
				PB7_SELECT	
				PB7 Select	
	31:28			0000:Input	0001:Output
		R/W	0xF	0010:LCD0-D17	0011:I2S2-MCLK
	31,28	19 Areau	100 Kg	0100:TWI3-SDA	0101;IR-RX 6 100
4		m,	<i>b</i> , <i>b</i> ,	0110:LCD0-D23	0111:UART3-RX
				1000:CPUBIST1	1001:Reserved
				1110:PB-EINT7	1111:IO Disable
				PB6_SELECT	
				PB6 Select	
			0xF	0000:Input	0001:Output
	27:24	R/W		0010:LCD0-D16	0011:I2S2-LRCK
	27.24	r, w	UXF	0100:TWI3-SCK	0101:PWM1
				0110:LCD0-D22	0111:UART3-TX
				1000:CPUBIST0	1001:Reserved
				1110:PB-EINT6	1111:IO Disable
	Call	-8T	- 8E	RB5_SELECT	
100	MC	Who I'm	ith the	PB5 Select	THERE THERE THERE
				0000:Input	0001:Output
	23:20	R/W	0xF	0010:LCD0-D9	0011:I2S2-BCLK
	23.20	r, vv	UXF	0100:TWI1-SDA	0101:PWM0
				0110:LCD0-D21	0111:UART5-RX
				1000:Reserved	1001:Reserved
				1110:PB-EINT5	1111:IO Disable





Offset: 0	x0030		Register Name: PB	_CFG0
Bit	Bit Read/Write Default/Hex		Description	
all?	in	in his	PB4_SELECT	hey his his his
			PB4 Select	
			0000:Input	0001:Output
10.16	D (M)	05	0010:LCD0-D8	0011:I2S2-DOUT0
19:16	R/W	0xF	0100:TWI1-SCK	0101:I2S2-DIN1
			0110:LCD0-D20	0111:UART5-TX
			1000:Reserved	1001:Reserved
			1110:PB-EINT4	1111:IO Disable
			PB3_SELECT	
			PB3 Select	
			0000:Input	0001:Output
15-12	DAVA	0.45	0010:LCD0-D1	0011:I2S2-DOUT1
15:12	R/W/	0xF	0100:TWI0-SCK	0101:12S2-DINO
	"	1, 1,	0110:LCD0-D19	0111:UART4-RX
			1000:Reserved	1001:Reserved
			1110:PB-EINT3	1111:IO Disable
			PB2_SELECT	
		4	PB2 Select	
			0000:Input	0001:Output
11:8	R/W	0xF	0010:LCD0-D0	0011:I2S2-DOUT2
11.0	11,7 00	OAI	0100:TWI0-SDA	0101:I2S2-DIN2
			0110:LCD0-D18	0111:UART4-TX
		,	1000:Reserved	1001:Reserved
			1110:PB-EINT2	1111:IO Disable
West	west.	whycan whi	PB1_SELECT	Most most most most
Me,	M.,	illy ville	PB1 Select	
			0000:Input	0001:Output
7:4	R/W	0xF	0010:PWM4	0011:I2S2-DOUT3
	,		0100:TWI2-SDA	0101:I2S2-DIN3
			0110:UARTO-RX	0111:UART2-RX
			1000:IR-RX	1001:Reserved
			1110:PB-EINT1	1111:IO Disable



Offset:	: 0x0030		Register Name: Pl	3_CFG0			
Bit	Read/Write	Default/Hex	Description	783.	.cal	183.	183.
Me A	NET .	in his	PB0_SELECT	ill?	illy	in	illy
			PB0 Select				
			0000:Input		0001:Outp	ut	
2.0	D/M	05	0010:PWM3		0011:IR-TX		
3:0	R/W	0xF	0100:TWI2-SCK		0101:SPI1	-WP/DBI-TE	
			0110:UART0-TX	~	0111:UAR	T2-TX	
			1000:OWA-OUT	-	1001:Res	erved	
			1110:PB-EINT0		1111:10	Disable	

9.7.5.2 0x0034 PB Configure Register 1 (Default Value: 0x000F_FFFF)

Offset: 0	x0034	White whi	Register Name: PB_CFG1	Mycall Mycall	Mycan
Bit	Read/Write	Default/Hex	Description		
31:20	1	1	1		
			PB12_SELECT		
			PB12 Select		
			0000:Input	0001:Output	
19:16	R/W	0xF	0010:DMIC-CLK	0011:PWM0	
19.10	Tty VV	OXI	0100:OWA-IN	0101:SPI1_CS/DBI-CSX	
			0110:CLK-FANOUT2	0111:IR-RX	
			1000:Reserved	1001:Reserved	
			1110:PB-EINT12	1111:IO Disable	
			PB11_SELECT		
Mest	Megi	10 10 10 10 10 10 10 10 10 10 10 10 10 1	PB11 Select	West West	Mest
	14,	M. M.	0000:Input	0001:Output	11,
15:12	R/W	0xF	0010:DMIC-DATA0	0011:PWM2	
13.12	Tty VV	UXI	0100:TWI0-SDA	0101:SPI1-CLK/DBI-SCLK	
			0110:CLK-FANOUT1	0111:UART1-CTS	
			1000:Reserved	1001:Reserved	
			1110:PB-EINT11	1111:IO Disable	



Offset: 0	x0034		Register Name: PB_CFG1		
Bit	Read/Write	Default/Hex	Description	A A A	
all'h	NE SAN	The This	PB10_SELECT	my my my my	
			PB10 Select		
			0000:Input	0001:Output	
11:8	R/W	0xF	0010:DMIC-DATA1	0011:PWM7	
11:8	K/ W	UXF	0100:TWI0-SCK	0101:SPI1-MOSI/DBI-SDO	
			0110:CLK-FANOUT0	0111:UART1-RTS	
			1000:Reserved	1001:Reserved	
			1110:PB-EINT10	1111:IO Disable	
		Oxe https://	PB9_SELECT		
			PB9 Select		
			0000:Input	0001:Output	
7.4			0010:DMIC-DATA2	0011:PWM6	
7:4 Myca	R/W		0100:TWI2-SDA	0101:SPI1_MISO/DBI-SDI/DBI-TE/DBI-DCX	
3.	14.		0110:UART0-RX	0111:UART1-RX	
			1000:Reserved	1001:Reserved	
			1110:PB-EINT9	1111:IO Disable	
			PB8_SELECT	1 2	
			PB8 Select		
			0000:Input	0001:Output	
3:0	R/W	0xF	0010:DMIC-DATA3	0011:PWM5	
		UXF	0100:TWI2-SCK	0101:SPI1-HOLD/DBI-DCX/DBI-WRX	
			0110:UART0-TX	0111:UART1-TX	
			1000:Reserved	1001:Reserved	
			1110:PB-EINT8	1111:IO Disable	

9.7.5.3 0x0040 PB Data Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: PB_DAT	
Bit Read/Write Default/Hex		Default/Hex	Description	
31:13	/	1	/	
			PB_DAT	
			If the port is configured as the input function, the corresponding	
12:0	R/W	bit is the pin state. If the port is configured	bit is the pin state. If the port is configured as the output function,	
	the pin state is the same as the co value is the value set up by softwar	the pin state is the same as the corresponding bit. The read bit		
			value is the value set up by software. If the port is configured as	
			a functional pin, the undefined value will be read.	



9.7.5.4 0x0044 PB Multi_Driving Register 0 (Default Value: 0x1111_1111)

Acsil	1831	1831
4	MYCan	Mycar

Offset: 0	x0044		Register Name: PB_DRV0	
Bit	Read/Write	Default/Hex	Description	. 0
31:30	/	/	1	
			PB7_DRV	
20.20	D //A/	01	PB7 Multi_Driving Select	
29:28	R/W	0x1	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
27:26	/	1	1	
		-11	PB6_DRV	
25:24	R/W	0x1	PB6 Multi_Driving Select	
Mycan 23.24	KY VV	OXI	00: Level 0	01: Level 3
anc.	MI,	M, M	10: Level 2	11: Level 3
23:22	1	1	1	
			PB5_DRV	
21:20	R/W	0x1	PB5 Multi_Driving Select	
21.20	Tty VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
19:18	1	/		
			PB4_DRV	
17:16	R/W	0x1	PB4 Multi_Driving Select	
17.10	11, 11	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
15:14	1	1		26 26
Mey .	Media	The Thin	PB3_DRV//d	The The The
13:12	R/W	0x1	PB3 Multi_Driving Select	
10:11	.,	on_	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
11:10	/	/	1	
			PB2_DRV	
9:8	R/W	0x1	PB2 Multi_Driving Select	
	y		00: Level 0	01: Level 1
			10: Level 2	11: Level 3
7:6	1	/	/	

Mycal

"WACSU



Offset	: 0x0044		Register Name: PB_DRV0			
Bit	Read/Write	Default/Hex	Description	183.	.621	183.
My.	in	The Prince	PB1_DRV1	in	N/S	MA
5:4	R/W	0x1	PB1 Multi_Driving Select			
5.4	K/ VV	OXI	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		
3:2	/	/	1			
			PBO_DRV	2		
1:0	R/W	0x1	PB0 Multi_Driving Select			
1.0	IN/ VV	OXI	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		

9.7.5.5 0x0048 PB Multi_Driving Register 1 (Default Value: 0x0001_1111)

Offset: 0	x0048	4.	Register Name: PB_DRV1	41. 41.
Bit	Read/Write	Default/Hex	Description	
31:18	1	1	1	
			PB12_DRV	
17:16	R/W	0x1	PB12 Multi_Driving Select	
17.10	IV VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
15:14	1	1	1	
			PB11_DRV	
12.12	D // //	0.4	PB11 Multi_Driving Select	
13:12	R/W	0x1	00: Level 0	01: Level 1
West.	"MACOLL	unican	10: Level 2 10	11: Level 3
11:10		1	1	
			PB10_DRV	
0.0	D /\A/	01	PB10 Multi_Driving Select	
9:8	R/W	0x1	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
7:6	/	1	/	
			PB9_DRV	
F.4	D /W	01	PB9 Multi_Driving Select	
5:4	R/W	0x1	00: Level 0	01: Level 1
			10: Level 2	11: Level 3



Offset:	0x0048		Register Name: PB_DRV1
Bit	Read/Write	Default/Hex	Description
3:2	Killy	The The	I may may may may may
			PB8_DRV
1:0	R/W	0x1	PB8 Multi_Driving Select
1.0	I N/ VV	OXI	00: Level 0 01: Level 1
			10: Level 2 11: Level 3

9.7.5.6 0x0054 PB Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0)x0054	77	Register Name: PB_PULL0	
Bit	Read/Write	Default/Hex	Description	
31:26	1 year	1		
Mr.	nico	Me Me	PB12_PULL W	Me, Me,
25:24	R/W	0x0	PB12 Pull_up or down Select	NU
23.24	17 17	OAU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PB11_PULL	
23:22	R/W	0x0	PB11 Pull_up or down Select	:
23.22	K/VV	UXU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PB10_PULL	
21:20	R/W	0x0	PB10 Pull_up or down Select	n Select
21:20	K/VV	UXU	00: Pull_up/down disable	01: Pull_up
	.0		10: Pull_down	11: Reserved
MyCon	MACSH	Whycer Wh	PB9_PULL	My M
19:18	R/W	0x0	PB9 Pull_up or down Select	
15.10	11,700	OXO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PB8_PULL	
17:16	R/W	0x0	PB8 Pull_up or down Select	
17.10	11,7 00	OAO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PB7_PULL	
15:14	R/W	0x0	PB7 Pull_up or down Select	
13.14	IN VV	UXU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved





Offset: 0	x0054		Register Name: PB_PULL0		
Bit	Read/Write	Default/Hex	Description	The same	.cal .cal
	Media	NE NE	PB6_PULE	My	My Mey
13:12	R/W	0v0	PB6 Pull_up or down Select		
15.12	K/ VV	0x0	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PB5_PULL	- 1 \	
11:10	R/W	0x0	PB5 Pull_up or down Select		
11.10	K/ VV	UXU	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PB4_PULL		
9:8	R/W	0v0	PB4 Pull_up or down Select		
9.8	K/ VV	0x0	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	40
Mycan	, with Call	My Jest M.	PB3_PULL	"MLACSI"	"MACSI.
7:6	R/W	0x0	PB3 Pull_up or down Select		
7.0	N/ VV	UXU	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PB2_PULL		
5:4	R/W	0x0	PB2 Pull_up or down Select		
5.4	N/ VV	UXU	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PB1_PULL		
3:2	.2	0.0	PB1 Pull_up or down Select		
3.2	R/W	0x0	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
West	MCSE.	ultycoli	PB0_PULL NOT NOT	"ICAL	ucal ucal
1:0	R/W	0x0	PB0 Pull_up or down Select	Mes.	Mes Mes
1.0	N/ VV	UXU	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	

TUACSI.



9.7.5.7 0x0060 PC Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0060		Register Name: PC_CFG0	"MARSI" "MARSI"	
Bit	Read/Write	Default/Hex	Description	
			PC7_SELECT	
			PC7 Select	
			0000:Input	0001:Output
24.20	D //A/	05	0010:SPI0-HOLD	0011:SDC2-D3
31:28	R/W	0xF	0100:UART3-RX	0101:TWI3-SDA
			0110:TCON-TRIG	0111:Reserved
			1000:Reserved	1001:Reserved
		CX	1110:PC-EINT7	1111:IO Disable

			PC6_SELECT		
			PC6 Select		
CSI	West,	, year	0000:Input	WC8L	0001:Output
27:24	R/W	OxF	0010:SPI0-WP	M,	0011:SDC2-D0
27.24	K/W	UXF	0100:UART3-TX	4	0101:TWI3-SCK
			0110:DBG-CLK		0111:Reserved

1000:Reserved

1110:PC-EINT6

		- 41	TO 1	PC5_SELECT			
				PC5 Select			
				0000:Input		0001:Output	
22.20	D /\A/		OvE	0010:SPI0-MISO		0011:SDC2-D1	
23:20	R/W		0xF	0100:BOOT-SEL1		0101:Reserved	
				0110:Reserved		0111:Reserved	
20	200		20	1000:Reserved	20	1001:Reserved	20
WACO	MUACO.		nly all	1110:PC-EINT5	Myco	1111:10 Disable	MHCO

1001:Reserved

1111:IO Disable

PC4_SELECT PC4 Select. 0000:Input 0001:Output 0010:SPI0-MOSI 0011:SDC2-D2 19:16 R/W 0xF 0100:BOOT-SEL0 0101:Reserved 0110:Reserved 0111:Reserved 1000:Reserved 1001:Reserved 1110:PC-EINT4 1111:IO Disable

, CSL





Offset: 0x0060			Register Name: PC_CFG0		
Bit	Read/Write	Default/Hex	Description	A A A	
all?	Mills	The The	PC3_SELECT	my my my my	
			PC3 Select		
			0000:Input	0001:Output	
15:12	D /\A/	0xF	0010:SPI0-CS0	0011:SDC2-CMD	
15.12	R/W	UXF	0100:Reserved	0101:Reserved	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PC-EINT3	1111:IO Disable	
			PC2_SELECT		
		1-1	PC2 Select		
			0000:Input	0001:Output	
11:0	R/W _s	OxF	0010:SPIO-CLK	0011:SDC2-CLK	
11:8	"HACSII"	in in	0100:Reserved	0101:Reserved	
		4.	0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PC-EINT2	1111:IO Disable	
			PC1_SELECT		
			PC1 Select.		
		TO. 1	0000:Input	0001:Output	
7:4	R/W	0xF	0010:UART2-RX	0011:TWI2-SDA	
	1,7 **	OAI -	0100:Reserved	0101:Reserved	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PC-EINT1	1111:IO Disable	
west.	wear.	My My My	RC0_SELECT	White White Mark White	
ales.	Me.	The Piles	PC0 Select		
			0000:Input	0001:Output	
3:0	R/W	0xF	0010:UART2-TX	0011:TWI2-SCK	
	7		0100:LEDC-DO	0101:Reserved	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PC-EINTO	1111:IO Disable	



9.7.5.8 0x0070 PC Data Register (Default Value: 0x0000_0000)

Offset: 0x0070		nt year	Register Name: PC_DAT
Bit	Read/Write	Default/Hex	Description
31:8	/	1	1
7:0	R/W	0x0	PC_DAT If the port is configured as the input function, the corresponding bit is the pin state. If the port is configured as the output function, the pin state is the same as the corresponding bit. The read bit value is the value set up by software. If the port is configured as a functional pin, the undefined value will be read.

9.7.5.9 0x0074 PC Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x0074			Register Name: PC_DRV0	Myes	Myco	whyco	
Bit	Read/Write	Default/Hex	Description				
31:30	1	1	1				
			PC7_DRV				
29:28	R/W	0x1	PC7 Multi_Driving Select				
29.20	N/ VV	OXI	00: Level 0	01: Level 1			
			10: Level 2	11: Level 3			
27:26	1	1	1				
			PC6_DRV				
25:24	R/W	0x1	PC6 Multi_Driving Select				
23.24	IN VV	OXI	00: Level 0	01: Level 1			
20	20	20	10: Level 2	11: Level 3	20		
23:22	INICO.	"XHOSE" MI	ST MHICE MHICE	Myco	while	MAGO	
			PC5_DRV				
21:20	R/W	0x1	PC5 Multi_Driving Select				
21.20	Tty vv	OXI	00: Level 0	01: Level 1			
			10: Level 2	11: Level 3			
19:18	/	1	/				
			PC4_DRV				
17:16	R/W	0x1	PC4 Multi_Driving Select				
17.10		OXI	00: Level 0	01: Level 1			
			10: Level 2	11: Level 3			
15:14	/	/	1				



Offset: 0x0074			Register Name: PC_DRV0		
Bit	Read/Write	Default/Hex	Description	in in in	
167	NE SIN	NE THE	PC3_DRV	the the the	
13:12	R/W	0x1	PC3 Multi_Driving Select		
15.12	K/VV	OXI	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
11:10	1	/	1	- \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
			PC2_DRV		
9:8	R/W	0x1	PC2 Multi_Driving Select		
3.0	K/VV		00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
7:6	/	1	1		
			PC1_DRV		
5·/\	R/W	0x1	PC1 Multi_Driving Select		
5:4	WASA.	nki nki	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
3:2	1	1	1		
			PCO_DRV		
1:0	R/W	0x1	PC0 Multi_Driving Select		
1.0		OXI	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	

9.7.5.10 0x0084 PC Pull Register 0 (Default Value: 0x0000_0540)

Offset: 0)x0084		Register Name: PC_PULL0			
Bit	Read/Write	Default/Hex	Description S	West	Mean	Mest
31:16	In .	n' n'	1 "" ""	11,	N,	11,
			PC7_PULL			
15:14	R/W	0x0	PC7 Pull_up/down Select			
15.14			00: Pull_up/down disable	01: Pull_up		
			10: Pull_down	11: Reserved		
			PC6_PULL			
13:12	R/W	0x0	PC6 Pull_up/down Select			
13:12			00: Pull_up/down disable	01: Pull_up		
			10: Pull_down	11: Reserved		





Offset: 0x0084			Register Name: PC_PULL0	
Bit	Read/Write	Default/Hex	Description	(S) (S)
all's	nh?	The The	PC5_PULE	Med Med Med
11:10	R/W	0x1	PC5 Pull_up/down Select	
11.10	IN, VV	OXI	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PC4_PULL	
9:8	R/W	0x1	PC4 Pull_up/down Select	
3.6	IX/ VV	OXI	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
		0	PC3_PULL	
7:6	R/W	0x1	PC3 Pull_up/down Select	
7.0	ry vv		00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
ah year	withten	niction nic	PC2_PULL	ninger, ninger, ninger,
5:4	R/W	0x0	PC2 Pull_up/down Select	
3.4	10,00	OXO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PC1_PULL	
3:2	R/W	0x0	PC1 Pull_up/down Select	
3.2	11,7 00	OXO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PC0_PULL	
1:0	R/W	0x0	PC0 Pull_up/down Select	
1.0		0.00	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved

WACSU



9.7.5.11 0x0090 PD Configure Register 0 (Default Value: 0xFFFF_FFFF)

	0/
	Circ
1	1
11/1	3

Offset: (0x0090	white the	Register Name: PD_CFG0	r. "Mag. "Wag. "Mag.
Bit	Read/Write	Default/Hex	Description	7. 7.
			PD7_SELECT	
			PD7 Select	
			0000:Input	0001:Output
24.20	D /M	05	0010:LCD0-D11	0011:LVDS0-CKN
31:28	R/W	0xF	0100:DSI-D2N	0101:UART4-TX
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
		CX	1110:PD-EINT7	1111:IO Disable
		-11	PD6_SELECT	
			PD6 Select	- 10
Mycan	Mest	yean	0000:Input	0001:Output
*	July D. (MA)	0xF	0010:LCD0-D10	0011:LVDS0-CKP
27:24	R/W		0100:DSI-D2P	0101:UART5-RX
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT6	1111:IO Disable
			PD5_SELECT	
			PD5 Select	
			0000:Input	0001:Output
23:20	R/W	0xF	0010:LCD0-D7	0011:LVDS0-V2N
25.20	N/ VV		0100:DSI-CKN	0101:UART5-TX
			0110:Reserved	0111:Reserved
20	20	200	1000:Reserved	1001:Reserved
MACO	MANGO	whycan wh	1110:PD-EINT5 M	1111:10 Disable Man
			PD4_SELECT	
			PD4 Select	
19:16			0000:Input	0001:Output
	R/W	0xF	0010:LCD0-D6	0011:LVDS0-V2P
	1	UAI	0100:DSI-CKP	0101:UART2-CTS
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT4	1111:IO Disable

1631

6 .24





Offset: 0x0090			Register Name: PD_CFG0		
Bit	Read/Write	Default/Hex	Description		
all?	illy	The The	PD3_SELECT	me me me	
			PD3 Select		
			0000:Input	0001:Output	
45.42	D //4/	05	0010:LCD0-D5	0011:LVDS0-V1N	
15:12	R/W	0xF	0100:DSI-D1N	0101:UART2-RTS	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PD-EINT3	1111:IO Disable	
			PD2_SELECT		
			PD2 Select		
		1/	0000:Input	0001:Output	
1170	DAV	OvE	0010:LCD0-D4	0011:LVDS0-V1P	
11:8	R/War	0xF	0100:DSI-D1P	0101:QART2-RX	
		1,	0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PD-EINT2	1111:IO Disable	
			PD1_SELECT	1112	
			PD1 Select		
		TO. 1	0000:Input	0001:Output	
7:4	R/W	0xF	0010:LCD0-D3	0011:LVDS0-V0N	
/	11,7 00	OAI	0100:DSI-D0N	0101:UART2-TX	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PD-EINT1	1111:IO Disable	
"Cal	MCSIC	whycar wh	RD0_SELECT	Mage Males Males Males	
N.C.	Mes	The The	PD0 Select	M M M M	
			0000:Input	0001:Output	
3:0	R/W	0xF	0010:LCD0-D2	0011:LVDS0-V0P	
	• 4 • •		0100:DSI-D0P	0101:TWI0-SCK	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PD-EINT0	1111:IO Disable	

My

My Year

Mesi



9.7.5.12 0x0094 PD Configure Register 1 (Default Value: 0xFFFF_FFFF)

Offset: 0)x0094	which we	Register Name: PD_CFG1	Mycar Mycar Mycar
Bit	Read/Write	Default/Hex	Description	
			PD15_SELECT	
			PD15 Select	
			0000:Input	0001:Output
31:28	R/W	0xF	0010:LCD0-D21	0011:LVDS1-V2N
31.20	K/ VV	UXF	0100:SPI1-WP/DBI-TE	0101:IR-RX
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
		CX	1110:PD-EINT15	1111:IO Disable
		-11	PD14_SELECT	
			PD14 Select	40
Nycan	Mean	12 Acut	0000:Input	0001:Output
27:24	R/W	0xF	0010:LCD0-D20	0011:LVDS1-V2P
27.24	117 00	UXI	0100:SPI1-HOLD/DBI-DCX/DBI-V	WRX 0101:UART3-CTS
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT14	1111:IO Disable
		Ma. 1	PD13_SELECT	
			PD13 Select	
			0000:Input	0001:Output
23:20	R/W	0xF	0010:LCD0-D19	0011:LVDS1-V1N
23.20	.,	OA.	0100:SPI1-MISO/DBI-SDI/DBI-TE	E/DBI-DCX 0101:UART3-RTS
			0110:Reserved	0111:Reserved
Call.	785	-81	1000:Reserved	1001:Reserved
all de	NAME	whycan wh	1110:PD-EINT13	111110 Disable
			PD12_SELECT	
			PD12 Select	
			0000:Input	0001:Output
19:16	R/W	0xF	0010:LCD0-D18	0011:LVDS1-V1P
		J	0100:SPI1-MOSI/DBI-SDO	0101:TWI0-SDA
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT12	1111:IO Disable

My Sel

MYCST





Offset: 0x0094			Register Name: PD_CFG1	
Bit	Read/Write	Default/Hex	Description	
M	My	Me Me	PD11_SELECT	the the the
			PD11 Select	
			0000:Input	0001:Output
15.12	D /W	05	0010:LCD0-D15	0011:LVDS1-V0N
15:12	R/W	0xF	0100:SPI1-CLK/DBI-SCLK	0101:UART3-RX
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT11	1111:IO Disable
			PD10_SELECT	
			PD10 Select	
		771	0000:Input	0001:Output
1120	D/M/	OxF	0010:LCD0-D14	0011:LVDS1-V0P
11:8	R/War	in just	0100:SPI1-CS/DBI-CSX	0101:UART3-TX
		70 70	0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT10	1111:IO Disable
			PD9_SELECT	
			PD9 Select	
		TO. 1	0000:Input	0001:Output
7:4	R/W	0xF	0010:LCD0-D13	0011:LVDS0-V3N
1.4	Tty VV	UXF	0100:DSI-D3N	0101:PWM6
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT9	1111:IO Disable
Wal.	NCSIL.	whycar wh	RD8_SELECT PD8 Select	white white
Mes.	Mu.	The The	PD8 Select M	m, m, m,
		W 0xF	0000:Input	0001:Output
3:0	R/W		0010:LCD0-D12	0011:LVDS0-V3P
	y		0100:DSI-D3P	0101:UART4-RX
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PD-EINT8	1111:IO Disable



9.7.5.13 0x0098 PD Configure Register 2 (Default Value: 0x0FFF_FFFF)

Offset: 0	x0098	which wh	Register Name: PD_CFG2	MARY MARK MARK
Bit	Read/Write	Default/Hex	Description	
31:28	/	/	/	
			PD22_SELECT	
			PD22 Select	10'
			0000:Input	0001:Output
27:24	R/W	0xF	0010:OWA-OUT	0011:IR-RX
27.24	N/ VV	UXF	0100:UART1-RX	0101:PWM7
			0110:Reserved	0111:Reserved
		CX	1000:Reserved	1001:Reserved
			1110:PD-EINT22	1111:IO Disable
			PD21_SELECT	
MYCar	in Carr	West.	PD21 Select	West Mest Mest
The state of the s	M.	M. M.	0000:Input	0001:Output
23:20	R/W	R/W 0xF	0010:LCD0-VSYNC	0011:TWI2-SDA
23.20	IV, VV	UXI	0100:UART1-TX	0101:PWM5
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved

PD20 Select 0000:Input 0001:Output 0010:LCD0-HSYNC 0011:TWI2-SCK 19:16 R/W 0xF 0100:DMIC-CLK 0101:PWM4 0110:Reserved 0111:Reserved 1000:Reserved 1001:Reserved 1110:PD-EINT20 1111:IO Disable PD19_SELECT

1110:PD-EINT21

PD20_SELECT

1111:IO Disable

PD19 Select 0000:Input 0001:Output 0010:LCD0-DE 0011:LVDS1-V3N 15:12 R/W 0xF0100:DMIC-DATA0 0101:PWM3 0110:Reserved 0111:Reserved 1000:Reserved 1001:Reserved 1110:PD-EINT19 1111:IO Disable



Offset: 0x0098			Register Name: PD_CFG2		
Bit	Read/Write	Default/Hex	Description	. F F F.	
ACT.	in	My M	PD18_SELECT	MARGE MARGE	
			PD18 Select		
			0000:Input	0001:Output	
11:8	R/W	0xF	0010:LCD0-CLK 0011:LVDS1-V3P		
11.0	K/ VV	UXF	0100:DMIC-DATA1	0101:PWM2	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PD-EINT18	1111:IO Disable	
			PD17_SELECT		
			PD17 Select.		
			0000:Input	0001:Output	
7:4	R/W	OxF	0010:LCD0-D23	0011:LVDS1-CKN	
7:4	"ILACUITA	in in	0100:DMIC-DATA2 0101:PWM1	0101:PWM1	
		4.	0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PD-EINT17	1111:IO Disable	
			PD16_SELECT		
			PD16 Select		
		TO. 1	0000:Input	0001:Output	
3:0	D /\A/	0xF	0010:LCD0-D22	0011:LVDS1-CKP	
	R/W	W OXF	0100:DMIC-DATA3	0101:PWM0	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PD-EINT16	1111:IO Disable	

9.7.5.14 0x00A0 PD Data Register (Default Value: 0x0000_0000)

Offset: 0x00A0			Register Name: PD_DAT
Bit Read/Write Default/Hex		Default/Hex	Description
31:23	/	/	/



Offset: 0x00A0			Register Name: PD_DAT				
Bit	Read/Write	Default/Hex	Description	763.	.call	.car	rest.
W. S.	iki	The The	PD_DAT	The state of the s	rity.	Kily	MA
			PD Data				
If the port is configured as the					input function	on, the corres	sponding
22:0	R/W	0x0	bit is the pin state. If the port is configured as the output fu				function,
			the pin state is th	ne same as th	ne correspon	ding bit. The	read bit
			value is the value set up by software. If the port is configu				gured as
			a functional pin, the undefined value will be read.				

9.7.5.15 0x00A4 PD Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x00A4			Register Name: PD_DRV0			
Bit	Read/Write	Default/Hex	Description	year	, year	, year
31:30	Lynn,	n, n	1 m, m,	M.	M,	Me.
			PD7_DRV			
29:28	R/W	0x1	PD7 Multi_Driving Select.	1		
29.20	Ny VV	OXI	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3 01: Level 1 11: Level 3		
27:26	1	/	1			
			PD6_DRV			
25:24	R/W	0x1	PD6 Multi_Driving Select.			
23.2	11, 11	OXI	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		
23:22	/	/	/			
, car	The state of the s	whycan wh	PD5_DRV	783,	183,	182
21:20	R/W	W 0x1	PD5 Multi_Driving Select.	iki	iki	Mills
			00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		
19:18	/	/	/			
			PD4_DRV			
17:16	R/W	0x1	PD4 Multi_Driving Select.			
	• • • •		00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		
15:14	1	/	/			

MCSI



Offset: 0x00A4			Register Name: PD_DRV0	
Bit	Read/Write	Default/Hex	Description	(A) (A) (A)
Mes College	The	The The	PD3_DRVilly ultil	They also
13:12	R/W	0x1	PD3 Multi_Driving Select.	
13.12	IN VV	OXI	00: Level 0 01: Level 1	
			10: Level 2	11: Level 3
11:10	1	/	1	
			PD2_DRV	
9:8	R/W	0x1	PD2 Multi_Driving Select.	
3.8	IV VV	OXI	00: Level 0 01: Level 1	01: Level 1
			10: Level 2	11: Level 3
7:6	/	1	1	
			PD1_DRV	
5:4	R/W _s	0x1	PD1 Multi_Driving Select.	
5: 4	MARSI	n's n's	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
3:2	1	1	1	
			PD0_DRV	
1:0	R/W	0x1	PD0 Multi_Driving Select.	-
	TO VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3

9.7.5.16 0x00A8 PD Multi_Driving Register 1 (Default Value: 0x1111_1111)

Offset: 0x00A8			Register Name: PD_DRV1			
Bît	Read/Write	Default/Hex	Description	Megi	Mesu	, MCan
31:30	The second second	n, m	1	11.	M	N.
			PD15_DRV			
29:28	R/W	0x1	/Hex Description / PD15_DRV PD15 Multi_Driving Select. 00: Level 0			
29.28	r/ vv	OXI				
			10: Level 2	01: Level 1		
27:26	/	/	1			
			PD14_DRV			
25:24	R/W	0x1	PD14 Multi_Driving Select.			
25.24	ry vv	OXI	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		
23:22	/	/	/			



Offset: 0	x00A8		Register Name: PD_DRV1	
Bit	Read/Write	Default/Hex	Description	
103	MA	My My	PD13_DRV	"HASON "HASON "HASON
21.20	D /\A/	01	PD13 Multi_Driving Select.	
21:20	R/W	0x1	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
19:18	/	/	1	
			PD12_DRV	
17:16	R/W	0x1	PD12 Multi_Driving Select.	
17.10	I I V V V	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
15:14	/	1	1	
			PD11_DRV	
13:12	R/W	0x1	PD11 Multi_Driving Select.	
Mico. 12	WHACM	'n'n hin	00: Level 0100 in 1000	01: Level 1
			10: Level 2	11: Level 3
11:10	1	1	1	
			PD10_DRV	
9:8	R/W	0x1	PD10 Multi_Driving Select.	
3.0	.,		00: Level 0	01: Level 1
			10: Level 2	11: Level 3
7:6	/	1	1	
			PD9_DRV	
5:4	R/W	0x1	PD9 Multi_Driving Select.	
	.,,	/	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
3:2	1,450	1 car	A Wall Wall	When when when
	In.	u. W.	PD8_DRV	u, u, u,
1:0	R/W	0x1	PD8 Multi_Driving Select.	
	,		00: Level 0	01: Level 1
			10: Level 2	11: Level 3

9.7.5.17 0x00AC PD Multi_Driving Register 2 (Default Value: 0x0111_1111)

Offset: 0x00AC			Register Name: PD_DRV2
Bit	Read/Write	Default/Hex	Description
31:26	/	/	/





Offset: 0	x00AC		Register Name: PD_DRV2		
Bit	Read/Write	Default/Hex	Description	E E	
M	My	My My	PD22_DRV	There There	
25.24	D // //	0.4	PD22 Multi_Driving Select.		
25:24	R/W	0x1	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
23:22	/	/	1	- 10	
			PD21_DRV		
24.20	D/M	01	PD21 Multi_Driving Select.		
21:20	R/W	0x1	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
19:18	/	/	1		
			PD20_DRV		
1716	2013		PD20 Multi_Driving Select.	. 40	
17:16	R/W	0x1	00: Level Q	01: Level 1	
	4	1, 1,	10: Level 2	11: Level 3	
15:14	1	/	/		
			PD19_DRV		
12:12	D ///	0-4	PD19 Multi_Driving Select.		
13:12	R/W	0x1	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
11:10	/	/	1		
			PD18_DRV		
0.0	D/M	01	PD18 Multi_Driving Select.		
9:8	R/W	0x1	00: Level 0	01: Level 1	
W			10: Level 2	11: Level 3	
7:6	1 1000	1/car	A LEST LEST	ucar ucar ucar	
ic,	Mes.	Mr. With	PD17_DRV	Me Me	
F . 4	D ///	0.4	PD17 Multi_Driving Select.		
5:4	R/W	0x1	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
3:2	/	/	/		
			PD16_DRV		
4.0	D // //	0.4	PD16 Multi_Driving Select.		
1:0	R/W	0x1	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	

M.

WACSU.



9.7.5.18 0x00B4 PD Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x00B4			Register Name: PD_PULLO
Bit	Read/Write	Default/Hex	Description
31:30	R/W	0x0	PD15_PULL PD15 Pull_up or down Select. 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
29:28	R/W	0x0	PD14_PULL PD14 Pull_up or down Select. 00: Pull_up/down disable
27:26	R/W	OxO.	PD13_PULL PD13 Pull_up or down Select. 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
25:24	R/W	0x0	PD12_PULL PD12 Pull_up or down Select. 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved
23:22	R/W	0x0	PD11_PULL PD11 Pull_up or down Select. 00: Pull_up/down disable
21:20	R/W	0x0	PD10_PULL PD10 Pull_up or down Select. 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved 11:
19:18	R/W	0x0	PD9_PULL PD9 Pull_up or down Select. 00: Pull_up/down disable
17:16	R/W	0x0	PD8_PULL PD8 Pull_up or down Select. 00: Pull_up/down disable 01: Pull_up 10: Pull_down 11: Reserved





Offset: 0x00B4			Register Name: PD_PULL0	
Bit	Read/Write	Default/Hex	Description	. E E.
all y	NE SIN	The The	PD7_PULE	in the thin
15:14	D /\A/	0x0	PD7 Pull_up or down Select.	
15.14	R/W	UXU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PD6_PULL	- 10
12.12	D /\A/	0.0	PD6 Pull_up or down Select.	
13:12	R/W	0x0	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PD5_PULL	
11.10	D/M	00	PD5 Pull_up or down Select.	
11:10	R/W	0x0	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
Mycan	WHACSI	nityest.	PD4_PULL	"Wheel "White
9:8	R/W	0x0	PD4 Pull_up or down Select.	
9.8	N/ VV	UXU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PD3_PULL	
7:6	R/W	0x0	PD3 Pull_up or down Select.	
7.0	11,700	OAO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PD2_PULL	
5:4	R/W	0x0	PD2 Pull_up or down Select.	
3.4	11,777	OXO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
Mest	, west	whycan wh	RD1_PULL	Medical Medical Medical
3:2	R/W	0x0	PD1 Pull_up or down Select.	
3.2	11, 00	ONO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PD0_PULL	
1:0	R/W	0x0	PD0 Pull_up or down Select.	
1.0	, **		00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved

WASHIN

My Acgr



9.7.5.19 0x00B8 PD Pull Register 1 (Default Value: 0x0000_0000)

			-{	$\overline{}$	
		_!	3	١.	
	٠,	C	ı۲		
		1_			
17.	, "	3			
N					

Offset: ()x00B8	which we	Register Name: PD_PULL1	Mylest Mylest, Mylest,	
Bit	Read/Write	Default/Hex	Description		
31:14	/	/	/		
			PD22_PULL		
13:12	R/W	0x0	PD22 Pull_up or down Select		
13.12	IV VV	OXO	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PD21_PULL		
11:10	R/W	0x0	PD21 Pull_up or down Select	t.	
11.10	11,7 4	OAO	00: Pull_up/down disable	01: Pull_up	
		-11	10: Pull_down	11: Reserved	
			PD20_PULL	40	
100 PM	R/W	0x0	PD20 Pull_up or down Select	t. West west	
y. 5.6	1800	10v0 14,	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PD19_PULL		
7:6	R/W	0x0	PD19 Pull_up or down Select.		
7.0	.,,.	OAO 1	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PD18_PULL		
5:4	R/W	0x0	PD18 Pull_up or down Select	t.	
	.,,		00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PD17_PULL		
3:2	R/W	0x0	PD17 Pull_up or down Select	(Cg)	
Mes.	Mes	The Ville	00: Pull_up/down disable		
			10: Pull_down	11: Reserved	
			PD16_PULL		
1:0	R/W	0x0	PD16 Pull_up or down Select	t.	
	,		00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	

'MCSI



9.7.5.20 0x00C0 PE Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: (0x00C0	whycali	Register Name: PE_CFG0	"HACEL "HACEL "HACEL
Bit	Read/Write	Default/Hex	Description	
			PE7_SELECT	
			PE7 Select	
			0000:Input	0001:Output
31:28	R/W	0xF	0010:NCSI0-D3	0011:UART5-RX
31.20	Ny VV	UXI	0100:TWI3-SDA	0101:OWA-OUT
			0110:D-JTAG-CK	0111:R-JTAG-CK
			1000:RGMII-CLKIN/RMII-RXER	1001:Reserved
		CX	1110:PE-EINT7	1111:IO Disable
		11	PE6_SELECT	
			PE6 Select	40
Hcgu.	1145817	icycar ici	0000:Input	0001;Output
27:24	R/W	0xF	0010:NCS10-D2	0011:UART5-TX
27.21	1,710	OAI	0100:TWI3-SCK	0101:OWA-IN
			0110:D-JTAG-DO	0111:R-JTAG-DO
			1000:RMII-TXCTRL/RMII-TXEN	1001:Reserved
			1110:PE-EINT6	1111:IO Disable
		Ma. 1	PE5_SELECT	
			PE5 Select	
			0000:Input	0001:Output
23:20	R/W	0xF	0010:NCSI0-D1	0011:UART4-RX
	14.11		0100:TWI2-SDA	0101:LEDC-DO

19:16

R/W

0xF

























0110:D-JTAG-DI

1110:PE-EINT5 PE4_SELECT PE4 Select 0000:Input

0010:NCSI0-D0

0100:TWI2-SCK

0110:D-JTAG-MS

1110:PE-EINT4

1000:RGMII-TXD1/RMII-TXD1 1001:Reserved

1000:RGMII-TXD0/RMII-TXD0 1001:Reserved

0111:R-JTAG-DI

1111:10 Disable

0001:Output

0011:UART4-TX

0101:CLK-FANOUT2

0111:R-JTAG-MS

1111:IO Disable





	Offset: 0x00C0			Register Name: PE_CFG0		
	Bit	Read/Write	Default/Hex	Description	. S S S.	
10	127	Mil	NE THE	PE3_SELECT WAY	in the sing	
				PE3 Select		
				0000:Input	0001:Output	
	15:12	R/W	0xF	0010:NCSI0-MCLK	0011:UART2-RX	
	15.12	r/ vv	UXF	0100:TWI0-SDA	0101:CLK-FANOUT1	
				0110:UARTO-RX	0111:Reserved	
				1000:RGMII-TXCK/RMII-TXCK	1001:Reserved	
				1110:PE-EINT3	1111:IO Disable	
				PE2_SELECT		
			1	PE2 Select		
				0000:Input	0001:Output	
	11:8	R/W _s	OvE	0010:NCSIO-PCLK	0011:UART2-TX	
	14.0	"KAKSIII"	0xF	0100:TWI0-SCK	0101:CLK-FANOUTO	
7			1,	0110:UARTO-TX	0111:Reserved	
				1000:RGMII-RXD1/RMII-RXD1	1001:Reserved	
				1110:PE-EINT2	1111:IO Disable	
				PE1_SELECT		
				PE1 Select		
			TO. 1	0000:Input	0001:Output	
	7:4	R/W	0xF	0010:NCSI0-VSYNC	0011:UART2-CTS	
	7.4	IV, VV	OXI	0100:TWI1-SDA	0101:LCD0-VSYNC	
				0110:Reserved	0111:Reserved	
				1000:RGMII-RXD0/RMII-RXD0	1001:Reserved	
				1110:PE-EINT1	1111:IO Disable	
	Chest.	MASSI	whycar wh	PEO_SELECT NOT NOT NOT NOT NOT NOT NOT NOT NOT NO	winder wither wither	
10	to.	Mes	nice nice	PEO Select Williams	m, m, m,	
				0000:Input	0001:Output	
	3:0	R/W	0xF	0010:NCSI0-HSYNC	0011:UART2-RTS	
	3.0	· · · · ·		0100:TWI1-SCK	0101:LCD0-HSYNC	
				0110:Reserved	0111:Reserved	
				1000:RGMII-RXCTRL/RMII-CRS-	-DV 1001:Reserved	
				1110:PE-EINTO	1111:IO Disable	

My Aco.

17 CST



9.7.5.21 0x00C4 PE Configure Register 1 (Default Value: 0xFFFF_FFFF)

	.0.
1	J
100	
1/1/1	

Offset: 0)x00C4	My Kar	Register Name: PE_C	FG1 St Mycett Mycett Mycett
Bit	Read/Write	Default/Hex	Description	<u> </u>
			PE15_SELECT	
			PE15 Select	. 01,
			0000:Input	0001:Output
31:28	R/W	0xF	0010:TWI1-SDA	0011:D-JTAG-DI
31.20	K/VV	UXF	0100:PWM6	0101:I2S0-LRCK
			0110:DMIC-DATA1	0111:Reserved
			1000:RGMII-RXCK	1001:Reserved
		CX	1110:PE-EINT15	1111:IO Disable
		71	PE14_SELECT	
			PE14 Select	- 10
Mycan	Wear.	, year	0000:Input	0001:Output
27:24	D/W	OxF	0010:TWI1-SCK	0011:D-JTAG-MS
27:24	R/W	UXF	0100:I2S0-DOUT1	0101:I2S0-DIN0
			0110:DMIC-DATA2	0111:Reserved
			1000:RGMII-RXD3	1001:Reserved
			1110:PE-EINT14	1111:IO Disable
		TO 1	PE13_SELECT	
			PE13 Select	
			0000:Input	0001:Output
23:20	R/W	0xF	0010:TWI2-SDA	0011:PWM5
23.20	TO VV	OXI	0100:I2S0-DOUT0	0101:I2S0-DIN1
			0110:DMIC-DATA3	0111:Reserved
20	26	-25	1000:RGMII-RXD2	1001:Reserved
altycal	MACO	ultycall ult	1110:PE-EINT13	1001:Reserved 11111:IO Disable Mark
			PE12_SELECT	
			PE12 Select	
			0000:Input	0001:Output
19:16	R/W	0xF	0010:TWI2-SCK	0011:NCSI0-FIELD
15.10	11/ VV	OAI	0100:I2S0-DOUT2	0101:I2S0-DIN2
			0110:Reserved	0111:Reserved
			1000:RGMII-TXD3	1001:Reserved
			1110:PE-EINT12	1111:IO Disable

MACSI





Offset: 0	x00C4		Register Name: PE_CFG1		
Bit	Read/Write	Default/Hex	Description		
all?	MA	Mr. Mr.	PE11_SELECT	the the thin	
			PE11 Select		
			0000:Input	0001:Output	
45.42	D //A/	0.5	0010:NCSI0-D7	0011:UART1-RX	
15:12	R/W	0xF	0100:I2S0-DOUT3	0101:I2S0-DIN3	
			0110:JTAG-CK	0111:Reserved	
			1000:RGMII-TXD2	1001:Reserved	
			1110:PE-EINT11	1111:IO Disable	
			PE10_SELECT		
			PE10 Select		
			0000:Input	0001:Output	
11.0	D/M/	Ove	0010:NCSI0-D6	0011:UART1-TX	
11:8	R/Wan	OxF	0100:PWM4 ³	0101;JR-RX	
	7.	10	0110:JTAG-DO	0111:Reserved	
			1000:EPHY-25M	1001:Reserved	
			1110:PE-EINT10	1111:IO Disable	
			PE9_SELECT		
			PE9 Select		
			0000:Input	0001:Output	
7:4	R/W	0xF	0010:NCSI0-D5	0011:UART1-CTS	
7.4	Tty VV	OXI	0100:PWM3	0101:UART3-RX	
			0110:JTAG-DI	0111:Reserved	
			1000:MDIO	1001:Reserved	
			1110:PE-EINT9	1111:IO Disable	
"CSL	, ICBIT	ultyCall ult	PE8 Select No.	Mysel Missel Missel	
ale,	Mes	illy like	PE8 Selection with	Me Me Me	
			0000:Input	0001:Output	
3:0	R/W	0xF	0010:NCSI0-D4	0011:UART1-RTS	
3.0	1./ VV	JAI	0100:PWM2	0101:UART3-TX	
			0110:JTAG-MS	0111:Reserved	
			1000:MDC	1001:Reserved	
			1110:PE-EINT8	1111:IO Disable	



9.7.5.22 0x00C8 PE Configure Register 2 (Default Value: 0x0000_00FF)

Offset: (0x00C8	whilest	Register Name: PE_CFG2	"Whice "Whice "Whice
Bit	Read/Write	Default/Hex	Description	
31:8	/	/	/	
			PE17_SELECT	: 01,
			PE17 Select	
			0000:Input	0001:Output
7:4	R/W	0xF	0010:TWI3-SDA	0011:D-JTAG-CK
7.4	K/ VV	UXF	0100:IR-TX	0101:I2S0-MCLK
			0110:DMIC-CLK	0111:Reserved
		CX	1000:Reserved	1001:Reserved
		-11	1110:PE-EINT17	1111:IO Disable
			PE16_SELECT	
Near	Mest	12 Acatu	PE16 Select	West Mest Mest
	MILL	m, m	0000:Input	0001:Output
2.0	D (M)	0xF	0010:TWI3-SCK	0011:D-JTAG-DO
3:0	R/W	UXF	0100:PWM7	0101:I2S0-BCLK
			0110:DMIC-DATA0	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PE-EINT16	1111:IO Disable

9.7.5.23 0x00D0 PE Data Register (Default Value: 0x0000_0000)

Offset: 0x00D0			Register Name: PE_DAT			
Bit	Read/Write	Default/Hex	Description			
31:18	Miles	The This	I way may may may may			
			PE_DAT			
			PE Data			
			If the port is configured as input, the corresponding bit is the pin			
17:0	R/W	0x0	state. If the port is configured as output, the pin state is the same			
			as the corresponding bit. The read bit value is the value setup by			
			software. If the port is configured as functional pin, the			
			undefined value will be read.			



9.7.5.24 0x00D4 PE Multi_Driving Register 0 (Default Value: 0x1111_1111)

			Ň	,
		c'	0	
	~	/)	
N	1)		
N				

Offset: 0)x00D4	in, in	Register Name: PE_DRV0	MAREN MAREN MAREN
Bit	Read/Write	Default/Hex	Description	
31:30	/	/	/	
			PE7_DRV	. 01,
29:28	D /\A/	0x1	PE7 Multi_Driving Select	-10'
29.20	R/W	UXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
27:26	/	/	/	
			PE6_DRV	
25:24	R/W	0x1	PE6 Multi_Driving Select	
23.24	Tty VV	0.1	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
23:22	1 Hear	Thesir	A Way Way	Mark Mark Mark
	N.	14. 14.	PE5_DRV	20
21:20	R/W	0x1	PE5 Multi_Driving Select	
21,20	.,,.,	ONI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
19:18	1	1	/	
			PE4_DRV	
17:16	R/W	0x1	PE4 Multi_Driving Select	
			00: Level 0	01: Level 1
			10: Level 2	11: Level 3
15:14	1	/	/	
			PE3_DRV	
13:12	R/W	0×1	RE3 Multi_Driving Select	West west was
<i>I</i> .,	M.	nice nice	00: Level of which	01: Level 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
			10: Level 2	11: Level 3
11:10	/	/	/	
			PE2_DRV	
9:8	R/W	0x1	PE2 Multi_Driving Select	
			00: Level 0	01: Level 1
	,	,	10: Level 2	11: Level 3
7:6	/	/	/	

'MCSI



Offset:	0x00D4		Register Name: PE_DRV0			
Bit	Read/Write	Default/Hex	Description	, regil	782.	183.
My.	The Color	The The	PE1_DRV1	The Ship	White	MA
F.4	D /\A/	0v1	PE1 Multi_Driving Select			
5.4	5:4 R/W	0x1	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		
3:2	/	/	1			
			PEO_DRV	2,		
1:0	R/W	0.4	PEO Multi_Driving Select			
1.0	IN/ VV	0x1	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		

9.7.5.25 0x00D8 PE Multi_Driving Register 1 (Default Value: 0x1111_1111)

Offset: 0x00D8			Register Name: PE_DRV1	4). 4).
Bit	Read/Write	Default/Hex	Description	
31:30	1	1	1	
			PE15_DRV	
29:28	R/W	0x1	PE15 Multi_Driving Select	
29.20	IV, VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
27:26	/	1	1/	
			PE14_DRV	
25:24	D /\\	0x1	PE14 Multi_Driving Select	
	R/W		00: Level 0	01: Level 1
Man	whycali.	in ingest	10: Level 2	11: Level 3
23:22	1	1	1	
			PE13_DRV	
21:20	R/W	0x1	PE13 Multi_Driving Select	
21.20	K) VV	UXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
19:18	/	/	1	
			PE12_DRV	
17.16	D // /	0x1	PE12 Multi_Driving Select	
17:16	R/W	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3



		. (ď	9	
,	ć	7	ĭ		
2	1				

Offset: 0	0x00D8		Register Name: PE_DRV1		
Bit	Read/Write	Default/Hex	Description	783. P	. Sal . Sal
15:14	Killy	The The	I'm min	NA	My My
13:12	R/W	0x1	PE11_DRV PE11 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	
11:10	/	1	1		
9:8	R/W	0x1	PE10_DRV PE10 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	
7:6	1	7	1		
5:4	R/W	uingen und 0x1	PE9_DRV PE9 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	Mest Millest
3:2	1	/	/		
1:0	R/W	0x1	PE8_DRV PE8 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	

9.7.5.26 0x00DC PE Multi_Driving Register 2 (Default Value: 0x0000_0011)

Offset: 0x000C		Register Name: PE_DRV2	MACAL	MACGA	whycoll	
Bit	Read/Write	Default/Hex	Description			
31:6	/	/	/			
			PE17_DRV			
5:4	R/W	0x1	PE17 Multi_Driving Select			
5.4	N/ VV	OXI	00: Level 0	01: Level 1		
			10: Level 2	11: Level 3		
3:2	/	/	/			



Offset: 0x00DC			Register Name: PE_DRV2				
Bit	Read/Write	Default/Hex	Description	183.	183.	783.	183.
all a	The	The The	PE16_DRV	N/N	The state of the s	Khin	My
1:0	R/W	0x1	PE16 Multi_Drivir	ng Select			
1.0	K/ VV	OXI	00: Level 0		01: Level 1		
			10: Level 2		11: Level 3	11.	

9.7.5.27 0x00E4 PE Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x00E4		Register Name: PE_PULL0		
Bit	Read/Write	Default/Hex	Description	
			PE15_PULL PE15 Pull_up or down Select	
31:30	R/W	0×0	00: Pull_up/down disable 10: Pull_down	01: Pull_up
			PE14_PULL	
20.20	D //A/	0x0	PE14 Pull_up or down Select	
29:28	R/W	UXU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PE13_PULL	
27.26	27:26 R/W	0x0	PE13 Pull_up or down Select	:
27:26			00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PE12_PULL	
25:24	D /\A/	0.0	PE12 Pull_up or down Select	
25,24	R/W	0x0	00: Pull_up/down disable	01: Pull <u>u</u> up
All The second	W	M. M.	10: Pull_down	11: Reserved
			PE11_PULL	
23:22	R/W	0x0	PE11 Pull_up or down Select	
23.22	K/VV	UXU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PE10_PULL	
21:20	D //4/		PE10 Pull_up or down Select	:
21.20	R/W	0x0	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.





Offset: 0	x00E4		Register Name: PE_PULL0		
Bit	Read/Write	Default/Hex	Description	E E	
My	My	My M	PE9_PULL	My My Mills	
40.40	5 /14/		PE9 Pull_up or down Select		
19:18	R/W	0x0	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PE8_PULL	- 10	
17.16	D /\A/	00	PE8 Pull_up or down Select		
17:16	R/W	0x0	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PE7_PULL		
15.14	D /\A/	0.40	PE7 Pull_up or down Select		
15:14	R/W	0x0	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
MACSI	MyEst	in teat	PE6_PULL	"HACO." "WACO." "WACO.	
13:12	R/W	0x0	PE6 Pull_up or down Select		
15.12	N/ VV	UXU	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PE5_PULL		
11:10	R/W	0x0	PE5 Pull_up or down Select		
11.10	IX/ VV	OXO	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PE4_PULL		
9:8	R/W	0x0	PE4 Pull_up or down Select		
3.8	11,7 44	OXO	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
Mycar	Mest	altycall whi	PE3_PULL	AND	
7:6	R/W	0x0	PE3 Pull_up or down Select	M., M., M.,	
7.0	.,	o no	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PE2_PULL		
5:4	R/W	0x0	PE2 Pull_up or down Select		
	.,	one one	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	
			PE1_PULL		
3:2	R/W	0x0	PE1 Pull_up or down Select		
			00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x00E4			Register Name: PE_PULL0				
Bit	Read/Write	Default/Hex	Description	1832	183.	783.	
Med .	MA	in in	PEO_PUL	iki	M	MIT	MA
1:0	10	00	PEO Pull_up or down Select				
1.0	R/W	0x0	00: Pull_up/down disable		01: Pull_up		
			10: Pull_down		11: Reserved		

9.7.5.28 0x00E8 PE Pull Register 1 (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x00E8		Register Name: PE_PULL1
Bit	Read/Write	Default/Hex	Description
31:4	1	7	1
3:2	R/W	0x0	PE17_PULL PE17 Pull_up or down Select 00: Pull_up/down disable 01: Pull_up
			10: Pull_down 11: Reserved
			PE16_PULL
1:0	R/W	010	PE16 Pull_up or down Select
1.0	N/ VV	0x0	00: Pull_up/down disable 01: Pull_up
			10: Pull_down 11: Reserved

9.7.5.29 0x00F0 PF Configure Register 0 (Default Value: 0x0FFF_FFFF)

Offset: 0x00F0			Register Name: PF_CFG0				
Bit	Read/Write	Default/Hex	Description	Mean	Mest	'IA/CSL	Mest
31:28	1	10 10	1	10	1/2	110	110
			PF6_SELECT				
	R/W	OxF	PF6 Select				
			0000:Input		0001:Output		
27:24			0010:Reserved		0011:OWA-C	UT	
27.24			0100:IR-RX		0101:I2S2-M	CLK	
			0110:PWM5		0111:Reserve	ed	
			1000:Reserved		1001:Reserve	ed	
			1110:PF-EINT6		1111:IO Disal	ole	













Offset: 0x00F0			Register Name: PF_CFG0			
Bit	Read/Write	Default/Hex	Description			
My Marie	in	The The	PF5_SELECT	my my my my		
			PF5 Select			
			0000:Input	0001:Output		
22.20	D /\A/	05	0010:SDC0-D2	0011:JTAG-CK		
23:20	R/W	0xF	0100:R-JTAG-CK	0101:I2S2-LRCK		
			0110:Reserved	0111:Reserved		
			1000:Reserved	1001:Reserved		
			1110:PF-EINT5	1111:IO Disable		
			PF4_SELECT			
			PF4 Select			
			0000:Input	0001:Output		
10:16	DAV	OvE	0010:SDC0-D3	0011:UARTO-RX		
19:16	R/War	OxF	0100:TWI0-SDA	10101;PWM6		
	7,	10	0110:IR-TX	0111:Reserved		
			1000:Reserved	1001:Reserved		
			1110:PF-EINT4	1111:IO Disable		
			PF3_SELECT	1112		
			PF3 Select			
			0000:Input	0001:Output		
15:12	R/W	0xF	0010:SDC0-CMD	0011:JTAG-DO		
15.12	IX/ VV	UXI	0100:R-JTAG-DO	0101:I2S2-BCLK		
			0110:Reserved	0111:Reserved		
			1000:Reserved	1001:Reserved		
			1110:PF-EINT3	1111:IO Disable		
Mest	MYCST	whycar wh	RF2_SELECT	allyse allysel allysel allysel		
Me.	White	the other	PF2 Select	The The The The		
			0000:Input	0001:Output		
11:8	R/W	0xF	0010:SDC0-CLK	0011:UART0-TX		
		· ·	0100:TWI0-SCK	0101:LEDC-DO		
			0110:OWA-IN	0111:Reserved		
			1000:Reserved	1001:Reserved		
			1110:PF-EINT2	1111:IO Disable		

147₆₃₁

20 %



	_
	~
	.0.0.
	710
- 3	\sim

Offset: 0x00F0			Register Name: PF_CFG0			
Bit	Read/Write	Default/Hex	Description	. A . A . A		
W.	in	The The	PF1_SELECT	My My My		
			PF1 Select			
			0000:Input	0001:Output		
7.4	D /\A/	0xF	0010:SDC0-D0	0011:JTAG-DI		
7:4	R/W	UXF	0100:R-JTAG-DI	0101:I2S2-DOUT0		
			0110:l2S2-DIN1	0111:Reserved		
			1000:Reserved	1001:Reserved		
			1110:PF-EINT1	1111:IO Disable		
			PFO_SELECT			
		311	PF0 Select			
			0000:Input	0001:Output		
2.0	DAV		0010:SDC0-D1	0011:JTAG-MS		
3:0	R/War	0xF	0100:R-JTAG-MS	0101:12S2-DOUT1		
	4.	<i>u. u</i> ,	0110:I2S2-DIN0	0111:Reserved		
			1000:Reserved	1001:Reserved		
			1110:PF-EINTO	1111:IO Disable		

9.7.5.30 0x0100 PF Data Register (Default Value: 0x0000_0000)

Offset: 0)x0100		Register Name: PF_DAT
Bit	Read/Write	Default/Hex	Description
31:7	1	1	//
			PF_DAT
Meal	MCSIC	"McSil	PF Data West West West
41	M.	M. M.	If the port is configured as input, the corresponding bit is the pin
6:0	R/W	0	state. If the port is configured as output, the pin state is the same
			as the corresponding bit. The read bit value is the value setup by
			software. If the port is configured as functional pin, the
			undefined value will be read.



9.7.5.31 0x0104 PF Multi_Driving Register 0 (Default Value: 0x0111_1111)

Offset: (0x0104	nk/coli	Register Name: PF_DRV0	whycall	why Call	Mycsi
Bit	Read/Write	Default/Hex	Description			
31:26	/	/	1			
25:24	R/W	0x1	PF6_DRV PF6 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3		
23:22	/	/	/			
21:20	R/W	0x1	PF5_DRV PF5 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3		
19:18	1 year	1 car	A WELL WELL	, wear	w Cali	, west
17:16	R/W	0x1	PF4_DRV PF4 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3		20
15:14	1	1	/			
13:12	R/W	0x1	PF3_DRV PF3 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3		
11:10	/	/	/			
9:8	R/W	Ox1	PF2_DRV PF2 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	Mest.	MyCal
7:6	/	/	1			
			PF1_DRV			

MYCST

5:4

3:2

0x1

18422

PF1 Multi_Driving Select

01: Level 1

11: Level 3

00: Level 0

10: Level 2



Offset: 0x0104			Register Name: PF_DRV0				
Bit	Read/Write	Default/Hex	Description	183.	782.	782.	183.
all I	MA	The The	PF0_DRV	iki	Pile	Pile	MA
1:0	1.0	0x1	PF0 Multi_Drivin	g Select			
1.0	R/W		00: Level 0		01: Level 1		
			10: Level 2		11: Level 3		

9.7.5.32 0x0114 PF Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0x0114			Register Name: PF_PULL0			
Bit	Read/Write	Default/Hex	Description			
31:14	1	7	1			
13:12	R/W	0x0	PF6_PULL PF6 Pull_up or down Select O0: Pull_up/down disable 10: Pull_down	01: Pull_up 11: Reserved		
11:10	R/W	0x0	PF5_PULL PF5 Pull_up or down Select 00: Pull_up/down disable 10: Pull_down	01: Pull_up 11: Reserved		
9:8	R/W	0x0	PF4_PULL PF4 Pull_up or down Select 00: Pull_up/down disable 10: Pull_down	01: Pull_up 11: Reserved		
, 7:6	R/W	30×0 1111	PF3_PULL PF3 Pull_up or down Select O0: Pull_up/down disable 10: Pull_down	01: Pull_up 11: Reserved		
5:4	R/W	0x0	PF2_PULL PF2 Pull_up or down Select 00: Pull_up/down disable 10: Pull_down	01: Pull_up 11: Reserved		
3:2	R/W	0x0	PF1_PULL PF1 Pull_up or down Select 00: Pull_up/down disable 10: Pull_down	01: Pull_up 11: Reserved		



Offset: 0x0114			Register Name: PF_PULL0				
Bit	Read/Write	Default/Hex	Description	783.	183.	783.	183
My.	New York	in in	PF0_PUL	iki	M	MIT	MA
1:0	R/W	0x0	PFO Pull_up or down Select				
1.0	K/ VV		00: Pull_up/dow	n disable	01: Pull_up		
			10: Pull_down		11: Reserved		

9.7.5.33 0x0120 PG Configure Register 0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0120			Register Name: PG_CFG0	
Bit	Read/Write	Default/Hex	Description	
			PG7_SELECT	
200	100		PG7 Select	
White	nity Co.	winder with	0000:Input	0001:Output in Co
31:28	R/W	0xF	0010:UART1-RX	0011:TWI2-SDA
31.20	N/VV	UXF	0100:RGMII-TXD3	0101:OWA-IN
			0110:Reserved	0111:Reserved
		4	1000:Reserved	1001:Reserved
			1110:PG-EINT7	1111:IO Disable
			PG6_SELECT	
			PG6 Select	
			0000:Input	0001:Output
27:24	R/W	0xF	0010:UART1-TX	0011:TWI2-SCK
27.24	Tty VV	unden nu	0100:RGMII-TXD2	0101:PWM1
			0110:Reserved	0111:Reserved
Mycan	Most		1000:Reserved	1001:Reserved
W.	Mr.,		1110:PG-EINT6	1111:IO Disable
			PG5_SELECT	
			PG5 Select	
			0000:Input	0001:Output
23:20	R/W	0xF	0010:SDC1-D3	0011:UART5-RX
23.20	ny VV	UAI	0100:RGMII-TXD1/RMII-TXD1	0101:PWM4
			0110:Reserved	0111:Reserved
			1000:Reserved	1001:Reserved
			1110:PG-EINT5	1111:IO Disable

MYCSI

14 Jest





Offset: 0x0120			Register Name: PG_CFG0		
Bit	Read/Write	Default/Hex	Description		
Med and	ins	in the	PG4_SELECT	my my	
			PG4 Select		
			0000:Input	0001:Output	
10.16	D /\A/	OvE	0010:SDC1-D2	0011:UART5-TX	
19:16	R/W	0xF	0100:RGMII-TXD0/RMII-TXD0	0101:PWM5	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PG-EINT4	1111:IO Disable	
			PG3_SELECT		
		7	PG3 Select		
			0000:Input	0001:Output	
15:12	R/W	OxF	0010:SDC1-D1	0011:UART3-CTS	
WACS. 15	KESII.		0100:RGMII-TXCK/RMII-TXCK	0101:UART4-RX	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PG-EINT3	1111:IO Disable	
			PG2_SELECT		
		1	PG2 Select		
			0000:Input	0001:Output	
11:8	R/W	0xF	0010:SDC1-D0	0011:UART3-RTS	
11.0	11, 11	OAI	0100:RGMII-RXD1/RMII-RXD1	0101:UART4-TX	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PG-EINT2	1111:IO Disable	
Wal.	MASOL	altycati akti	PG1_SELECT	NHEEL NHEEL NHEEL	
Mes.	Mes	My, My	PG1 Select	ye, ye, ye,	
			0000:Input	0001:Output	
7:4	R/W	0xF	0010:SDC1-CMD	0011:UART3-RX	
	· • • •		0100:RGMII-RXD0/RMII-RXD0	0101:PWM6	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PG-EINT1	1111:IO Disable	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x0120			Register Name: PG_CFG0			
Bit	Read/Write	Default/Hex	Description	.c.20°	.car	183.
N. S.	MA	in in	PG0_SELECT	My.	MA	WHY
		0xF	PG0 Select			
			0000:Input	0001:0	Output	
2.0	D //A/		0010:SDC1-CLK	0011:U	ART3-TX	
3:0	R/W		0100:RGMII-RXCTRL/RMII-CRS-DV	0101:P	WM7	
			0110:Reserved	0111:	Reserved	
			1000:Reserved	1001:	Reserved	
			1110:PG-EINTO	1111:	IO Disable	

9.7.5.34 0x0124 PG Configure Register 1 (Default Value: 0xFFFF_FFFF)

Offset: 0x0124		white whi	Register Name: PG_CFG1	il whit white	MYCall
Bit	Read/Write	Default/Hex	Description		
			PG15_SELECT		
			PG15 Select		
		4	0000:Input	0001:Output	
31:28	D /\A/	0xF	0010:I2S1-DOUT0	0011:TWI2-SDA	
31.20	R/W	UXF	0100:MDIO	0101:I2S1-DIN1	
			0110:SPI0-HOLD	0111:UART1-CTS	
			1000:Reserved	1001:Reserved	
			1110:PG-EINT15	1111:IO Disable	
	, jest		PG14_SELECT		
			PG14 Select		
Walcar		uri OxF	ூ0000:Input ூ	0001:Qutput	w Car
	Mrs.		0010:I2S1-DIN0	0011:TWI2-SCK	Mes
27:24	R/W		0100:MDC	0101:I2S1-DOUT1	
			0110:SPI0-WP	0111:UART1-RTS	
			1000:Reserved	1001:Reserved	
			1110:PG-EINT14	1111:IO Disable	





Offset: 0x0124			Register Name: PG_CFG1		
Bit	Read/Write	Default/Hex	Description & S		
ANT TO SERVE	MA	in the	PG13_SELECT NO NO NO NO		
			PG13 Select		
			0000:Input 0001:Output		
22.20	D /\A/	05	0010:I2S1-BCLK 0011:TWI0-SDA		
23:20	R/W	0xF	0100:RGMII-CLKIN/RMII-RXER 0101:PWM2		
			0110:LEDC-DO 0111:UART1-RX		
			1000:Reserved 1001:Reserved		
			1110:PG-EINT13 1111:IO Disable		
			PG12_SELECT		
		5-1	PG12 Select		
			0000:Input 0001:Output		
19:16	R/W	OvE	0010:I2S1-LRCK 0011:TWI0-SCK		
19.16	"ILACUIT	0xF	0100:RGMII-TXCTRL/RMII-TXEN 0101:CLK-FANOUT2		
		1, 1,	0110:PWM0 0111:UART1-TX		
			1000:Reserved 1001:Reserved		
			1110:PG-EINT12 1111:IO Disable		
			PG11_SELECT		
		4	PG11 Select		
			0000:Input 0001:Output		
15:12	R/W	0xF	0010:I2S1-MCLK 0011:TWI3-SDA		
15.12	TV VV	OAI	0100:EPHY-25M 0101:CLK-FANOUT1		
			0110:TCON-TRIG 0111:Reserved		
			1000:Reserved 1001:Reserved		
			1110:PG-EINT11 1111:IO Disable		
West	MACSI	alty lest	PG10_SELECT PG10 Select NHVer		
May 1	Mes	nic sin	PG10 Select		
			0000:Input 0001:Output		
11:8	R/W	0xF	0010:PWM3 0011:TWI3-SCK		
11.0	14, 44	OAI	0100:RGMII-RXCK 0101:CLK-FANOUT0		
			0110:IR-RX 0111:Reserved		
			1000:Reserved 1001:Reserved		
			1110:PG-EINT10 1111:IO Disable		

M.

-VC8/



Offset: 0x0124			Register Name: PG_CFG1		
Bit	Read/Write	Default/Hex	Description		
14	MA	The The	PG9_SELECT	my my my	
			PG9 Select.		
			0000:Input	0001:Output	
7.4	D /\A/	05	0010:UART1-CTS	0011:TWI1-SDA	
7:4	R/W	0xF	0100:RGMII-RXD3	0101:UART3-RX	
			0110:Reserved	0111:Reserved	
			1000:Reserved	1001:Reserved	
			1110:PG-EINT9	1111:IO Disable	
			PG8_SELECT		
		47	PG8 Select		
			0000:Input	0001:Output	
2.6	D/M/a	OvE	0010:UART1-RTS	0011:TWI1-SCK	
3:0	R/War	0xF	0100:RGMII-RXD2	0101:UART3-TX	

0110:Reserved

1000:Reserved 1110:PG-EINT8 0111:Reserved

1001:Reserved

1111:IO Disable

9.7.5.35 0x0128 PG Configure Register 2 (Default Value: 0x0000_0FFF)

Offset: 0	Offset: 0x0128		Register Name: PG_C	FG2			
Bit	Read/Write	Default/Hex	Description				
31:12	/	1	/				
			PG18_SELECT				
Mean	in Cal	in in in	PG18 Select	WHACAL	in Car	MyCar	Mycan
4,	M.	the this	0000:Input	4,	0001:Output	4,	M.
11:8	R/W	0xF	0010:UART2-RX		0011:TWI3-S	DA	
11.0	Ny VV	UXI	0100:PWM6		0101:CLK-FA	NOUT1	
			0110:OWA-OUT		0111:UART0	-RX	
			1000:Reserved		1001:Reserv	ed	
			1110:PG-EINT18		1111:IO Disa	able	

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x0128			Register Name: PG_CFG2			
Bit	Read/Write	Default/Hex	Description	r re re		
	Mil	The The	PG17_SELECT	all the sale		
			PG17 Select			
			0000:Input	0001:Output		
7.4	D /\A/	OvE	0010:UART2-TX	0011:TWI3-SCK		
7:4	R/W	0xF	0100:PWM7	0101:CLK-FANOUT0		
			0110:IR-TX	0111:UART0-TX		
			1000:Reserved	1001:Reserved		
			1110:PG-EINT17	1111:IO Disable		
			PG16_SELECT			
		41	PG16 Select			
			0000:Input	0001:Output		
2.0	R/W	OvE	0010:IR-RX	0011:TCON-TRIG		
3:0	"IACSIL	OxF	0100:PWM5	0101:CLK-FANOUT2		
	10.	2. 2.	0110:OWA-IN	0111:LEDC-DO		
			1000:Reserved	1001:Reserved		
			1110:PG-EINT16	1111:IO Disable		

9.7.5.36 0x0130 PG Data Register (Default Value: 0x0000_0000)

Offset: 0x0130			Register Name: PG_DAT	
Bit	Read/Write	Default/Hex	Description	
31:19	1	1	/	
18:0	R/W	OxO with	PG_DAT If the port is configured as the input function, the corresponding bit is the pin state. If the port is configured as the output function, the pin state is the same as the corresponding bit. The read bit value is the value set up by software. If the port is configured as a functional pin, the undefined value will be read.	

9.7.5.37 0x0134 PG Multi_Driving Register 0 (Default Value: 0x1111_1111)

Offset: 0x0134			Register Name: PG_DRV0
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/





Offset: 0	x0134		Register Name: PG_DRV0		
Bit	Read/Write	Default/Hex	Description	eg eg	
Med Market	My "	his his	PG7_DRV	My My My	
20.20	D /M	01	PG7 Multi_Driving Select		
29:28	R/W	0x1	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
27:26	/	/	1		
			PG6_DRV		
25:24	R/W	0x1	PG6 Multi_Driving Select		
25.24	IX/ VV	OXI	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
23:22	/	1	1		
			PG5_DRV		
21:20	R/W	0x1	PG5 Multi_Driving Select		
WHY 27.20	Myses.	Why Why	00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
19:18	1	1	1		
			PG4_DRV		
17:16	R/W	0x1	PG4 Multi_Driving Select		
17.10	.,,		00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
15:14	/	/	1		
			PG3_DRV		
13:12	R/W	0x1	PG3 Multi_Driving Select		
	,		00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
11:10	1 NCSE	Jest 164	Notes The State of	THERE THERE THERE	
	4	N	PG2_DRV	3, 3,	
9:8	R/W	0x1	PG2 Multi_Driving Select		
			00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
7:6	/	/	/		
			PG1_DRV		
5:4	R/W	0x1	PG1 Multi_Driving Select		
	.,,		00: Level 0	01: Level 1	
			10: Level 2	11: Level 3	
3:2	/	/	1		

Mycsi,



Offset: 0x0134			Register Name: PG_DRV0				
Bit	Read/Write	Default/Hex	Description	Ts ₂ .	183.	782.	183.
West of the second	ing,	ill ill	PG0_DRV	in	ill y	Mi	MA
1.0	D /\A/	0x1	PG0 Multi_Drivi	ng Select			
1:0 R/W	R/ VV		00: Level 0		01: Level 1		
			10: Level 2		11: Level 3		

9.7.5.38 0x0138 PG Multi_Driving Register 1 (Default Value: 0x1111_1111)

Offset: 0x0138			Register Name: PG_DRV1		
Bit	Read/Write	Default/Hex	Description		
31:30	1	1	1		
29:28	R/W	0x1 uty	PG15_DRV PG15 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	
27:26	1	1	/		
25:24	R/W	0x1	PG14_DRV PG14 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	
23:22	/	1	1		
21:20	R/W	0x1	PG13_DRV PG13 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	
19:18	The state of		1 1/2 1/2	1/2 1/2 1/2	
17:16	R/W	0x1	PG12_DRV PG12 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	
15:14	/	/	/		
13:12	R/W	0x1	PG11_DRV PG11 Multi_Driving Select 00: Level 0 10: Level 2	01: Level 1 11: Level 3	
11:10	/	/	/		



		~S
Ž,	1	30.

Offset: 0	k0138		Register Name: PG_DRV1	
Bit	Read/Write	Default/Hex	Description	
all?	ilis i	he his	PG10_DRV	my my my
9:8	R/W	0x1	PG10 Multi_Driving Select	
9.8	K/VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
7:6	/	/	1	- \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
			PG9_DRV	
5:4	R/W	0x1	PG9 Multi_Driving Select	
3.4	IX/ VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
3:2	/	1	1	
			PG8_DRV	
1:0	D/M	0v1	PG8 Multi_Driving Select	
1:0	R/W	0×1	00: Level 0	01: Level 1
			10: Level 2	11: Level 3

9.7.5.39 0x013C PG Multi_Driving Register 2 (Default Value: 0x0000_0111)

Offset: 0	k013C		Register Name: PG_DRV2	
Bit	Read/Write	Default/Hex	Description	
31:10	1	1	1	
			PG18_DRV	
9:8	R/W	0x1	PG18 Multi_Driving Select	
	I IT/ VV		00: Level 0	01: Level 1
Mar	.in/cafr	mean in	10: Level 2	11: Level 3
7:6		1	1	19 19
			PG17_DRV	
5:4	R/W	0x1	PG17 Multi_Driving Select	
5.4	K/VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3
3:2	/	/	1	
			PG16_DRV	
1:0	1:0 R/W 0x1	0x1	PG16 Multi_Driving Select	
1.0	13/ VV	OXI	00: Level 0	01: Level 1
			10: Level 2	11: Level 3



9.7.5.40 0x0144 PG Pull Register 0 (Default Value: 0x0000_0000)

Offset: 0	x0144	hy ar	Register Name: PG_PULLO	"Here "Here" "Here
Bit	Read/Write	Default/Hex	Description	, , , , , , , , , , , , , , , , , , ,
			PG15_PULL	
31:30	R/W	0x0	PG15 Pull_up or down Select	t.
31.30	IN VV	UXU	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PG14_PULL	
29:28	R/W	0x0	PG14 Pull_up or down Select	t.
29.28	IN VV	UXU	00: Pull_up/down disable	01: Pull_up
		CX	10: Pull_down	11: Reserved
			PG13_PULL	
27:26	R/W	0x0	PG13 Pull_up or down Select	
27,20	N/VV	UXU	00: Pull_up/down disable	01: Pull_up
THE STATE OF THE S	MILL	all, y	10: Pull_down	11: Reserved
	35:34 P/W		PG12_PULL	
25:24		0x0	PG12 Pull_up or down Select	
25:24 R/W	UXU	00: Pull_up/down disable	01: Pull_up	
			10: Pull_down	11: Reserved
			PG11_PULL	
23:22	R/W	0x0	PG11 Pull_up or down Select	t.
25.22	I I V VV	OAO .	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
		,	PG10_PULL	
21:20	R/W	0x0	PG10 Pull_up or down Select	t.
21.20	- Call	mycar , mycar	00: Pull_up/down disable	01: Pull_up
May	why!	Krim Virile	10: Pull_down	11: Reserved with with
			PG9_PULL	
19:18 R/W	0x0	PG9 Pull_up or down Select.		
		0.00	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PG8_PULL	
17:16	R/W	0x0	PG8 Pull_up or down Select.	
17.10	11/ VV		00: Pull_up/down disable	01: Pull_up
		10: Pull_down	11: Reserved	

MyCo

MYCSI





Offset: 0x0144		Register Name: PG_PULL0		
Bit	Read/Write	Default/Hex	Description	A A A
My.	My .	My MA	PG7_PULL	My My My
15.14	D //A/	00	PG7 Pull_up or down Select.	
15:14	R/W	0x0	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PG6_PULL	
12.12	D /\A/	00	PG6 Pull_up or down Select.	
13:12	R/W	0x0	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PG5_PULL	
11:10	R/W	0.0	PG5 Pull_up or down Select.	
11.10	K/VV	0x0	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
WACSU.	WHEST	White White	PG4_PULLS	"HACSI, "MACSI, "HACSI,
9:8	R/W	0x0	PG4 Pull_up or down Select.	
9.0	Nyvv	II, W	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
		4	PG3_PULL	
7:6	R/W	0x0	PG3 Pull_up or down Select.	
7.0	Tiy VV	OXO	00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PG2_PULL	
5:4	R/W	0x0	PG2 Pull_up or down Select.	
3.4	11,7 00		00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
Mcar	, west	0x0	PG1_PULL	Makey Makey
3:2	R/W		PG1 Pull_up or down Select.	ny, ny, ny,
3.2	5.2 Ny VV		00: Pull_up/down disable	01: Pull_up
			10: Pull_down	11: Reserved
			PG0_PULL	
1:0	R/W	0x0	PG0 Pull_up or down Select.	
1.0	", ", "		00: Pull_up/down disable	01: Pull_up
		10: Pull_down	11: Reserved	



9.7.5.41 0x0148 PG Pull Register 1 (Default Value: 0x0000_0000)

			<	\
	,	.5	S	•
	1	J	_	
30	Ľ.			
11.				

Offset: 0x	(0148	Indest	Register Name: PG_PULL1
Bit	Read/Write	Default/Hex	Description
31:6	1	/	
			PG18_PULL
5:4	R/W	0x0	PG18 Pull_up or down Select.
5.4	N/ VV	UXU	00: Pull_up/down disable 01: Pull_up
			10: Pull_down 11: Reserved
			PG17_PULL
3:2	R/W	0x0	PG17 Pull_up or down Select.
5.2	N/ VV	UXU	00: Pull_up/down disable 01: Pull_up
			10: Pull_down 11: Reserved
			PG16_PULL
11:0	R/W	0x0 ,,,,,,,,,	PG16 Pull_up or down Select.
V1.0	DAMA	MOXO M	00: Pull_up/down disable 01: Pull_up
			10: Pull_down 11: Reserved

MYC3L

9.7.5.42 0x0220 PB External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0	x0220		Register Name:PB_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
			EINT7_CFG
			External INT7 Mode
			0x0: Positive Edge
31.28	31:28 R/W 0	OxO	Ox1: Negative Edge
N31.20		MONO WHO	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT6_CFG
			External INT6 Mode
27:24 R/W	0x0	0x0: Positive Edge	
		0x1: Negative Edge	
		0x2: High Level	
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved





Offset: 0	x0220		Register Name:PB_EINT_CFG0
Bit	Read/Write	Default/Hex	Description &
ACT.	in the	My My	EINT5_€FG M ² M ² M ² M ²
			External INT5 Mode
			0x0: Positive Edge
22.20	D //4/	0.0	0x1: Negative Edge
23:20	R/W	0x0	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT4_CFG
			External INT4 Mode
			0x0: Positive Edge
19:16	R/W	0x0	0x1: Negative Edge
Myca.10	"LACOLL	Myca Myca	0x2: High Level
		, ,,	0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT3_CFG
		4	External INT3 Mode
			0x0: Positive Edge
15:12	R/W	0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
west.	Megi	inycar unyca	EINT2_CFG
ay.	MI	M. M.	External INT2 Mode " " " " " " " " " " " " " " " " " " "
			0x0: Positive Edge
11:8	R/W	0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

M.

My Year

TUACSI.

36 %



-85	
385	
-35	
-8,	-0
	.8>

Offset: 0	x0220		Register Name:PB_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
all?	My.	hey hey	EINT1_cFG with with with with
			External INT1 Mode
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
7.4	OXO	0x2: High Level	
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
		•	Others: Reserved
			EINTO_CFG
		0.40	External INTO Mode
			0x0: Positive Edge
2.0	D (M)		0x1: Negative Edge
3:0 R/W	0x0	0x2: High Level	
s	<i>I</i> n.	M. M.	0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.43 0x0224 PB External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

Offset: 0	x0224		Register Name:PB_EINT_CFG1
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
			EINT12_CFG
Mean	"HACSU	ingest inges	External INT12 Mode of No.0: Positive Edge
\$1.	M	M. M.	0x0: Positive Edge
19:16	R/W	0x0	0x1: Negative Edge
13.10	14, 44	OXO	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved





Offset: 0x0224			Register Name:PB_EINT_CFG1		
Bit	Read/Write	Default/Hex	Description &		
Neg.	My .	My My	EINT11 CFG W W W W		
			External INT11 Mode		
	R/W	0x0	0x0: Positive Edge		
45.42			0x1: Negative Edge		
15:12			0x2: High Level		
			0x3: Low Level		
			0x4: Double Edge (Positive/Negative)		
			Others: Reserved		
		OxO whice	EINT10_CFG		
			External INT10 Mode.		
			0x0: Positive Edge		
11.0	R/W		0x1: Negative Edge		
11:8	WANGE L		0x2: High Level		
			0x3: Low Level		
			0x4: Double Edge (Positive/Negative)		
			Others: Reserved		
		0×0	EINT9_CFG		
	R/W		External INT9 Mode.		
			0x0: Positive Edge		
7:4			0x1: Negative Edge		
			0x2: High Level		
			0x3: Low Level		
			0x4: Double Edge (Positive/Negative)		
			Others: Reserved		
MCSIC.	MCSI.	Mean Wea	EINT8_CFG		
Neg.	Mes.	Thicy, Mukey	External INT8 Mode No. 100 100 100 100 100 100 100 100 100 10		
3:0	R/W	0x0	0x0: Positive Edge		
			0x1: Negative Edge		
			0x2: High Level		
			0x3: Low Level		
			0x4: Double Edge (Positive/Negative)		
			Others: Reserved		

W.

MYCST

MYCST

38 %



9.7.5.44 0x0230 PB External Interrupt Control Register (Default Value: 0x0000_0000)

			-(١
		-9	9,	۰
	4	\vee		
И.	1)		

Offset: 0x0230			Register Name: PB_EINT_CTL		
Bit	Read/Write	Default/Hex	Description		
31:13	/	/	1		
12	R/W	0x0	EINT12_CTL External INT12 Enable		
			0: Disable 1: Enable		
11	R/W	0x0	EINT11_CTL External INT11 Enable 0: Disable 1: Enable		
10	R/W	0x0 wh	EINT10_CTL External INT10 Enable of the control of		
9	R/W	0x0	EINT9_CTL External INT9 Enable 0: Disable 1: Enable		
8	R/W	0x0	EINT8_CTL External INT8 Enable 0: Disable 1: Enable		
¹ J af	R/W	OxO Mac	EINT7_CTL External INT7 Enable 0: Disable 1: Enable		
6	R/W	0x0	EINT6_CTL External INT6 Enable 0: Disable 1: Enable		
5	R/W	0x0	EINT5_CTL External INT5 Enable 0: Disable 1: Enable		

,c3f



WACSU

Offset: 0	x0230		Register Name: PB_EINT_CTL
Bit	Read/Write	Default/Hex	Description
all I	in the	in his	EINT4_GTL MY MY MY
4	D /\A/	0x0	External INT4 Enable
4	R/W	UXU	0: Disable
			1: Enable
			EINT3_CTL
3	D /\A/	0x0	External INT3 Enable
3	3 R/W	/ UXU	0: Disable
			1: Enable
			EINT2_CTL
2	R/W	0x0	External INT2 Enable
2	IN/ VV	UXU	0: Disable
			1: Enable
Which.	in year	Heat Why C	EINT1_CTL ST MHS ST MHS ST
1	R/W	0x0	External INT1 Enable
1	IV/ VV	UXU	0: Disable
			1: Enable
			EINTO_CTL
0	R/W	0x0	External INTO Enable
	IN/ VV	UXU	0: Disable
			1: Enable

9.7.5.45 0x0234 PB External Interrupt Status Register (Default Value: 0x0000_0000)

MYCSI

Offset: 0x0234			Register Name: PB_EINT_STATUS	"ICSL	1081
Bit	Read/Write	Default/Hex	Description	Mes	Mes
31:13	1	/	/		
			EINT12_STATUS		
			External INT12 Pending Bit		
12	R/W	0x0	0: No IRQ pending		
			1: IRQ pending		
			Write '1' to clear		



Offse	et: 0x0234		Register Name: PB_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
My	My "	My MA	EINT11_STATUS
			External INT11 Pending Bit
11	R/W	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT10_STATUS
			External INT10 Pending Bit
10	R/W	0x0	0: No IRQ pending
		030	1: IRQ pending
		17	Write '1' to clear
			EINT9_STATUS
210	Tion (an	External INT9 Pending Bit
18.6 EVI	R/W	0x0	0: No IRQ pending with which with the second
			1: IRQ pending
			Write '1' to clear
			EINT8_STATUS
		4.	External INT8 Pending Bit
8	R/W	0x0	0: No IRQ pending
			1: IRQ pending Write '1' to clear
			EINT7_STATUS
			External INT7 Pending Bit
7	R/W1C	0x0	0: No IRQ pending
	Ny WIE	OXO	1: IRQ pending
all.		,c3f ,c6	
MUSCO	ing,	11300 MUS	Write '1' to clear EINT6_STATUS
			External INT6 Pending Bit
6	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT5_STATUS
			External INT5 Pending Bit
5	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear

Meskin



Offset: 0x	0234		Register Name: PB_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
Me A	in Vin	the this	EINT4_STATUS ME ME ME
			External INT4 Pending Bit
4	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT3_STATUS
			External INT3 Pending Bit
3	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT2_STATUS
			External INT2 Pending Bit
7.2°31	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT1_STATUS
			External INT1 Pending Bit
1	R/W	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINTO_STATUS
			External INTO Pending Bit
0	R/W	0x0	0: No IRQ pending
			1: IRQ pending
Cal	182	,car ,car	Write '1' to clear

9.7.5.46 0x0238 PB External Interrupt Debounce Register (Default Value: 0x0000_0000)

Offset: 0x0238			Register Name: PB_EINT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
			DEB_CLK_PRE_SCALE
6:4	R/W	0x0	Debounce Clock Pre_scale n
			The selected clock source is prescaled by 2 ⁿ .
3:1	/	1	/



Offset: 0x0238			Register Name: PB_EI	NT_DEB			
Bit	Read/Write	Default/Hex	Description	.car	183	car	183
My S	in the	in in	PIO_INT_CLK_SELECT	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	NA	iki	My
0	R/W	0x0	PIO Interrupt Clock Se	lect			
0	K/VV	UXU	0: LOSC 32KHz				
			1: HOSC 24MHz				

9.7.5.47 0x0240 PC External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0	x0240		Register Name:PC_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
		7/	EINT7_CFG
20	1:28 R/W		External INT7 Mode
Whiteau		inter inter	0x0: Positive Edge with white white
21.20		0x0	0x1: Negative Edge
31.20		UXU	0x2: High Level
			0x3: Low Level
		4	0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT6_CFG
	27:24 R/W		External INT6 Mode
		0x0	0x0: Positive Edge
27:24			0x1: Negative Edge
27.21	19 00		0x2: High Level
			0x3: Low Level
Mest	Mean	Mest Mes	0x4: Double Edge (Positive/Negative)
W	M	in the	Others: Reserved
			EINT5_CFG
			External INT5 Mode
			0x0: Positive Edge
23:20	R/W	0x0	0x1: Negative Edge
	,	-	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved





Offset: 0x0240			Register Name:PC_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
The state of the s	in	My My	EINT4_CFG WE WE WE WE
			External INT4 Mode
			0x0: Positive Edge
10.16	20.46	0.40	0x1: Negative Edge
19:16	R/W	0x0	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT3_CFG
		7-1	External INT3 Mode
			0x0: Positive Edge
15:12	R/W	0x0	0x1: Negative Edge
WACS. 15	WASSI	White White	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
		4	EINT2_CFG
		4	External INT2 Mode
		0x0	0x0: Positive Edge
11:8	R/W		0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
CACOL	Mesi	inyear white	EINT1_CFG
<i>i</i> .,	M.,	M. M.	External INT1 Model
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

N

MYCE

CSI



				_	
			c	Ż	ď
		٠,(3	Û.	
		1	\sim		
1.	ď				

Offset:	0x0240		Register Name:PC_EINT_CFG0
Bit	Read/Write	Default/Hex	Description &
My.	NE STATE OF THE ST	My My	EINTO_CFG WE WE WE WE
			External INTO Mode
			0x0: Positive Edge
3.0	3:0 R/W	0x0	0x1: Negative Edge
3.0			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.48 0x0250 PC External Interrupt Control Register (Default Value: 0x0000_0000)

_		

Offset: 0x0250		nyear whye	Register Name: PC_EINT_CTL
Bit	Read/Write	Default/Hex	Description
31:8	1	1	/
			EINT7_CTL
7	R/W	0x0	External INT7 Enable
	IV, VV	UXU	0: Disable
			1: Enable
			EINT6_CTL
6	R/W	0x0	External INT6 Enable
O .	R/ VV		0: Disable
			1: Enable
			EINT5_CTL
105 S	R/W	0x0 WH	External INTS Enable of High High
113	n' n	, oxo	0: Disable
			1: Enable
			EINT4_CTL
4	R/W	0x0	External INT4 Enable
	.,, .,		0: Disable
			1: Enable
			EINT3_CTL
3	R/W	0x0	External INT3 Enable
	.,, .,	2,0	0: Disable
			1: Enable



				,	_
			_	3	Ċ
		c			
	١.	1	J		

Offset:	0x0250		Register Name: PC_EINT_CTL
Bit	Read/Write	Default/Hex	Description
My.	in the	Mily Mily	EINT2_CTL ME ME ME ME
2	R/W	0.0	External INT2 Enable
2	K/ VV	0x0	0: Disable
			1: Enable
		0x0	EINT1_CTL
1	R/W		External INT1 Enable
1	N/ VV		0: Disable
			1: Enable
		CX	EINTO_CTL
0	R/W		External INTO Enable
U	r/ vv	0x0	0: Disable
	- 5		1: Enable

MYC81

9.7.5.49 0x0254 PC External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x	0254		Register Name: PC_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
31:8	1	1	/
			EINT7_STATUS
			External INT7 Pending Bit
7	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
Mest	Mal	West White	EINT6_STATUS WE
W.	M. M	MI	External INT6 Pending Bit
6	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT5_STATUS
			External INT5 Pending Bit
5	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear



Offset: 0x	0254		Register Name: PC_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
and a	in Pin	the this	EINT4_STATUS AND AND AND AND AND
			External INT4 Pending Bit
4	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT3_STATUS
			External INT3 Pending Bit
3	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT2_STATUS
			External INT2 Pending Bit
7.25.8L	R/W1C	0x0	0: No IRQ pending Mark Mark Mark Mark Mark Mark Mark Mark
			1: IRQ pending
			Write '1' to clear
			EINT1_STATUS
			External INT1 Pending Bit
1	R/W	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINTO_STATUS
			External INTO Pending Bit
0	R/W	0x0	0: No IRQ pending
			1: IRQ pending
,car	163,	,car ,car	Write '1' to clear

9.7.5.50 0x0258 PC External Interrupt Debounce Register (Default Value: 0x0000_0000)

Offset: 0x0258			Register Name: PC_EINT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
			DEB_CLK_PRE_SCALE
6:4	R/W	0x0	Debounce Clock Pre_scale n
			The selected clock source is prescaled by 2 ⁿ .
3:1	/	1	/



Offset:	: 0x0258		Register Name: PC_	EINT_DE	В		
Bit	Read/Write	Default/Hex	Description	183.	ran	,car	
all a	in Prince	is all	PIO_INT_CLK_SELEC	The state of the s	r lin	iki	MA
	D /\A/	0x0	PIO Interrupt Clock S	Select			
0	D R/W	UXU	0: LOSC 32KHz				
			1: HOSC 24MHz				

9.7.5.51 0x0260 PD External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0	x0260		Register Name:PD_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
		7/	EINT7_CFG
20	est whest		External INT7 Mode
WHYCSU.		Myce Mylce	0x0: Positive Edge with with the way of the control
31:28	R/W	0x0	0x1: Negative Edge
31.28	11,71	UXU	0x2: High Level
			0x3: Low Level
		4	0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT6_CFG
			External INT6 Mode
			0x0: Positive Edge
27:24	R/W	0x0	0x1: Negative Edge
27.21	19 00	UKU /	0x2: High Level
			0x3: Low Level
Mest	Mean	Mcsil Mcs	0x4: Double Edge (Positive/Negative)
W	Mr.	Mr. Mr.	Others: Reserved
			EINT5_CFG
			External INT5 Mode
			0x0: Positive Edge
23:20	R/W	0x0	0x1: Negative Edge
	,	-	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

Mycar

1085

18 .%





Offset: 0	x0260		Register Name:PD_EINT_CFG0
Bit	Read/Write	Default/Hex	Description &
all I	NOW.	My My	EINT4_CFG ME ME ME
			External INT4 Mode
			0x0: Positive Edge
19:16	D /\A/	0x0	0x1: Negative Edge
19.10	R/W	OXO	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT3_CFG
			External INT3 Mode
		170	0x0: Positive Edge
15:12	R/W	0x0	0x1: Negative Edge
Michiniz	"LACOLL	mical allyca	0x2: High Level
1		10	0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT2_CFG
		4	External INT2 Mode
			0x0: Positive Edge
11:8	R/W	0x0	0x1: Negative Edge
	.,,		0x2: High Level
			0x3: Low Level
		/	0x4: Double Edge (Positive/Negative)
			Others: Reserved
1cgr	1081	wical wica	EINT1_CFG
W.	Mes	Mcg. Mhcg	External INT1 Model No
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
	,		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

MY YCSI

Mest



WACSU

Offset:	0x0260		Register Name:PD_EINT_CFG0			
Bit	Read/Write	Default/Hex	Description			
My.	, the	My My	EINTO_CFG ME ME ME ME			
			External INTO Mode			
	3:0 R/W	W 0x0	0x0: Positive Edge			
2.0			0x1: Negative Edge			
3.0			0x2: High Level			
			0x3: Low Level			
			0x4: Double Edge (Positive/Negative)			
			Others: Reserved			

9.7.5.52 0x0264 PD External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

	7	0	
)	
1/0	-		
\sim			

Offset: 0	x0264	utyear utyea	Register Name:PD_EINT_CFG1
Bit	Read/Write	Default/Hex	Description
31:28	R/W	0x0	EINT15_CFG External INT15 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge (Positive/Negative) Others: Reserved
27:24	nti ^{yoff} R/W	OxO	EINT14_CFG External INT14 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge (Positive/Negative) Others: Reserved





Offset: 0	x0264		Register Name:PD_EINT_CFG1
Bit	Read/Write	Default/Hex	Description &
and and	My .	My My	EINT13 CFG W W W W
			External INT13 Mode
			0x0: Positive Edge
23:20	R/W	0x0	0x1: Negative Edge
23.20	n/ vv	UXU	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT12_CFG
			External INT12 Mode
			0x0: Positive Edge
19:16	R/W	0x0	0x1: Negative Edge
MUNCS. 10	WASSI	in the state of th	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT11_CFG
		4	External INT11 Mode
			0x0: Positive Edge
15:12	R/W	0x0	0x1: Negative Edge
	.,,	CAC .	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
Mean	, Megi	inger inger	EINT10_CFG External INT10 Mode Miles
AU.,	Mr.	Me, Me,	External INT10 Mode
			0x0: Positive Edge
11:8	R/W	0x0	0x1: Negative Edge
	•		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

M.,

"WACSL



"MCSL

Offset: 0	x0264		Register Name:PD_EINT_CFG1
Bit	Read/Write	Default/Hex	Description
	Mrs.	KIN KIN	EINT9_cFG with with with
			External INT9 Mode
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
7.4	K/ VV	OXO	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
		•	Others: Reserved
		OxO which	EINT8_CFG
	R/Wsc		External INT8 Mode
			0x0: Positive Edge
2.0			0x1: Negative Edge
3:0			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.53 0x0268 PD External Interrupt Configure Register 2 (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x0268		Register Name:PD_EINT_CFG2
Bit	Read/Write	Default/Hex	Description
31:28	1	1	/
			EINT22_CFG
Mean	Mean	THICST THICS	Ox0: Positive Edge
The state of the s	MILL	M. M.	0x0: Positive Edge
27:24	R/W	0x0	0x1: Negative Edge
27.24	Tty VV	OXO	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

My Cal





Offset: 0	Offset: 0x0268		Register Name:PD_EINT_CFG2
Bit	Read/Write	Default/Hex	Description &
ant.	Mrs.	My My	EINT214CFG W W W W
			External INT21 Mode
			0x0: Positive Edge
22.20	D //A/	0.0	0x1: Negative Edge
23:20	R/W	0x0	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
		4	Others: Reserved
			EINT20_CFG
			External INT20 Mode
			0x0: Positive Edge
19:16	R/W	0x0	0x1: Negative Edge
153.10	"ILACOLIA	in i	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT19_CFG
		4	External INT19 Mode
			0x0: Positive Edge
15:12	R/W	0x0	0x1: Negative Edge
	.,		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
Mest	Mal	mycan myca	EINT18_CFG
41,	M	M. M.	External INT18 Mode
			0x0: Positive Edge
11:8	R/W	0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

MYCE

17 CST



			.(٦
		_ر		۰
	V	U	\sim	
	4	ι-		

Offset: 0	x0268		Register Name:PD_EINT_CFG2
Bit	Read/Write	Default/Hex	Description
all?	Mes .	My My	EINT174CFG WAS WAS WAS
			External INT17 Mode
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
7.4	IN VV	OXO	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
		OxO which	EINT16_CFG
	R/War		External INT16 Mode
			0x0: Positive Edge
2.0			0x1: Negative Edge
3:0			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.54 0x0270 PD External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x	Offset: 0x0270		Register Name: PD_EINT_CTL
Bit	Read/Write	Default/Hex	Description
31:23	1	/	/
			EINT22_CTL
22	R/W	0x0 1711	External INT22 Enable of Miles with the second of the seco
1 × Z	WA.AA	10x0 0x0	0: Disable
			1: Enable
		0x0	EINT21_CTL
21	R/W		External INT21 Enable
21	IV VV		0: Disable
			1: Enable
		0x0	EINT20_CTL
20	R/W		External INT20 Enable
ZU KY	ivy vv		0: Disable
			1: Enable





		*//***C
		Offse

Offset: 0	x0270		Register Name: PD_EINT_CTL
Bit	Read/Write	Default/Hex	Description
Wy.	in him	in man	EINT19_CTL MT MT MT MT
10	D ///	0.0	External INT19 Enable
19	R/W	0x0	0: Disable
			1: Enable
			EINT18_CTL
18	R/W	0x0	External INT18 Enable
10	I TY VV	0.00	0: Disable
		,	1: Enable
		0	EINT17_CTL
17	R/W	0x0	External INT17 Enable
17	17	OAO	0: Disable
			1: Enable
MyCgi	riches ri	Mes. Mys.	EINT16 CTL WAS WHILE WHILE WHILE
16	R/W	0x0	External INT16 Enable
			0: Disable
			1: Enable
			EINT15_CTL
15	R/W	0x0	External INT15 Enable
			0: Disable
			1: Enable
			EINT14_CTL
14	R/W	0x0	External INT14 Enable
			0: Disable
		. /	1: Enable
Mist	altyCall	Mest White	EINT13_CTLS External INT13 Enable WHOT
13	R/W	0x0	
			0: Disable
			1: Enable
			EINT12_CTL External INT12 Enable
12	R/W	0x0	0: Disable
			1: Enable
			EINT11_CTL
			External INT11 Enable
11	R/W	0x0	0: Disable
			1: Enable
	1		

147₆₃₁





Offset: 0x0270 Register Name: PD_EINT_CTL

Bit Read/Write Default/Hex Description

EINT10_CTL

Offset: 0	Offset: 0x0270		Register Name: PD_EINT_CTL
Bit	Read/Write	Default/Hex	Description
My Sala	il sin	Min Min	EINT10_CTL ME ME ME ME
10	D /\	0x0	External INT10 Enable
10	R/W	UXU	0: Disable
			1: Enable
			EINT9_CTL
	D /\	0x0	External INT9 Enable
]	9 R/W	UXU	0: Disable
			1: Enable
			EINT8_CTL
8	R/W	0x0	External INT8 Enable
8	.,	OXO	0: Disable
.0			1: Enable
MACSIL	nityca.	Hear WHYC	EINT7_CTL ^{CO}
7	R/W	0x0	External INT7 Enable
		ONO	0: Disable
			1: Enable
		4	EINT6_CTL
6	R/W	0x0	External INT6 Enable
	.,		0: Disable
			1: Enable
			EINT5_CTL
5	R/W	0x0	External INT5 Enable
			0: Disable
			1: Enable
Megic	in Car	Mest Mys	EINT4_CTL
4	R/W	0x0	
			0: Disable
			1: Enable
			EINT3_CTL
3	3 R/W	0x0	External INT3 Enable
			0: Disable
			1: Enable
			EINT2_CTL
2	R/W	0x0	External INT2 Enable
			0: Disable

My Co.

.

1: Enable



Offset	: 0x0270	Register Name: PD_EINT_CTL					
Bit	Read/Write	Default/Hex	Description	- cal	call.	- cal	(35)
July .	in the	in the	EINT1_CTL	MA	MA	Media	WAY
	D //A/	0x0	External INT1 Er	nable			
1	R/W		0: Disable				
			1: Enable				
			EINTO_CTL		11		
	0 R/W		External INTO Er	nable			
0		0x0	0: Disable	• //			

1: Enable

9.7.5.55 0x0274 PD External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x	0274	Mysell White	Register Name: PD_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
31:23	1	1	/
			EINT22_STATUS
			External INT22 Pending Bit
22	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT21_STATUS
			External INT21 Pending Bit
21	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
Mar	Mary H	McSU WAC	Write '1' to clear
4	10. 10	10,	EINT20_STATUS
			External INT20 Pending Bit
20	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT19_STATUS
			External INT19 Pending Bit
19	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear

- VCSI



Offset: 0x	(0274		Register Name: PD_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
arth.	in the	My MA	EINT18_STATUS ME ME ME
			External INT18 Pending Bit
18	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT17_STATUS
			External INT17 Pending Bit
17	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT16_STATUS
	36 (External INT16 Pending Bit
16	R/W1C	0x0	0: No IRQ pending was a second of the second
			1: IRQ pending
			Write '1' to clear
			EINT15_STATUS
		4	External INT15 Pending Bit
15	R/W1C	0x0	0: No IRQ pending
		W. I	1: IRQ pending
			Write '1' to clear
			EINT14_STATUS
			External INT14 Pending Bit
14	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
Mest.	Mcgr,	Acst. Mc	Write '1' to clear
10,	1, 1,	W	EINT13_STATUS
			External INT13 Pending Bit
13	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT12_STATUS
	2000		External INT12 Pending Bit
12	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear

My Year

Mycal

Med



Offset: 0	c 0274		Register Name: PD_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
They	in the	is all	EINT11_STATUS W W W
			External INT11 Pending Bit
11	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT10_STATUS
			External INT10 Pending Bit
10	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
		1-1	Write '1' to clear
			EINT9_STATUS
			External INT9 Pending Bit
W. 3 SUL	R/W1C	0x0	0: No IRQ pending Was Mark
			1: IRQ pending
			Write '1' to clear
			EINT8_STATUS
		4	External INT8 Pending Bit
8	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT7_STATUS
			External INT7 Pending Bit
7	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
Car.	10/28L	1581 175°	Write '1' to clear
n,	W. A.	W.	EINT6_STATUS
			External INT6 Pending Bit
6	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT5_STATUS
	D (MAG)	00	External INT5 Pending Bit
5	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
1			Write '1' to clear

call

10 KM



Offset: 0)x0274		Register Name: PD_EINT_STATUS			
Bit	Read/Write	Default/Hex	Description			
My.	in his	in his	EINT4_STATUS WE			
			External INT4 Pending Bit			
4	R/W1C	0x0	0: No IRQ pending			
			1: IRQ pending			
			Write '1' to clear			
			EINT3_STATUS			
			External INT3 Pending Bit			
3	R/W1C	0x0	0: No IRQ pending			
			1: IRQ pending			
		1-1	Write '1' to clear			
			EINT2_STATUS			
.0			External INT2 Pending Bit			
1,3 all	R/W1C	0x0	0: No IRQ pending we will be a second to the			
			1: IRQ pending			
			Write '1' to clear			
			EINT1_STATUS			
			External INT1 Pending Bit			
1	R/W1C	0x0	0: No IRQ pending			
			1: IRQ pending			
			Write '1' to clear			
			EINTO_STATUS			
			External INTO Pending Bit			
0	R/W1C	0x0	0: No IRQ pending			
			1: IRQ pending			
CSIC	,cal	,021,	Write '1' to clear			

9.7.5.56 0x0278 PD External Interrupt Debounce Register (Default Value: 0x0000_0000)

Offset: 0x0278			Register Name: PD_EINT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
			DEB_CLK_PRE_SCALE
6:4	R/W	0x0	Debounce Clock Pre_scale n
			The selected clock source is prescaled by 2 ⁿ .
3:1	/	1	/



Offset: 0x0278			Register Name: PD_EINT_DEB				
Bit	Read/Write	Default/Hex	Description	Test.	783.	real.	
N. J.	in the	is all	PIO_INT_CLK_SELEC	NA.	Miles	iki	MA
0	R/W	0x0	PIO Interrupt Clock S	elect			
U	K/VV	UXU	0: LOSC 32KHz				
			1: HOSC 24MHz				

9.7.5.57 0x0280 PE External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0	x0280	6	Register Name:PE_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
		7/	EINT7_CFG
76	100		External INT7 Mode
Mycan	" hildco	Myco. Whice	0x0: Positive Edge with white white
31:28	R/W	0x0	0x1: Negative Edge
31.20	N/VV	UXU	0x2: High Level
			0x3: Low Level
		4	0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT6_CFG
			External INT6 Mode
			0x0: Positive Edge
27:24	24 R/W	0x0	0x1: Negative Edge
27.24	1,7 **		0x2: High Level
			0x3: Low Level
Mest	Megi	Mcgr Mcg	0x4: Double Edge (Positive/Negative)
41,	M	ill.	Others: Reserved
			EINT5_CFG
			External INT5 Mode
	23:20 R/W		0x0: Positive Edge
23:20		0x0	0x1: Negative Edge
	,		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

MYCSI

114C81

[161





Offset: 0	Offset: 0x0280		Register Name:PE_EINT_CFG0
Bit	Read/Write	Default/Hex	Description &
all?	ill sin	My My	EINT4_CFG WE WE WE WE
			External INT4 Mode
			0x0: Positive Edge
10.16	D /\A/	0.40	0x1: Negative Edge
19:16	R/W	0x0	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
		•	Others: Reserved
			EINT3_CFG
			External INT3 Mode
		17	0x0: Positive Edge
15:12	R/W	0x0	0x1: Negative Edge
HIVE TO	"LACOLL	Maria Maria	0x2: High Level
		, J.	0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT2_CFG
		4	External INT2 Mode
			0x0: Positive Edge
11:8	R/W	0x0	0x1: Negative Edge
	, i		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
wear.	wear	integr integr	EINT1_CFG
41.,	M.,	M. M.	External INT1 Mode " " " " " " " " " " " " " " " " " " "
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved



MYCan

Offset: 0)x0280		Register Name:PE_EINT_CFG0		
Bit	Read/Write	Default/Hex	Description		
Mes .	My	My My	EINTO_EFG WAS WAS THE		
			External INTO Mode		
			0x0: Positive Edge		
3.0	3:0 R/W	0x0	0x1: Negative Edge		
3.0			0x2: High Level		
			0x3: Low Level		
			0x4: Double Edge (Positive/Negative)		
			Others: Reserved		

9.7.5.58 0x0284 PE External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

				4	7	`
		_	9	Y	>	
	١	C	ď	u		
~	4	1.				
IJ.	٠	3				
M.						

Offset: 0	x0284	in year	Register Name: PE_EINT_CFG1
Bit	Read/Write	Default/Hex	Description
			EINT15_CFG External INT15 Mode
		4	0x0: Positive Edge
31:28	R/W	0x0	0x1: Negative Edge
31.28	IN, VV	UXU	0x2: High Level
		4	0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT14_CFG
			External INT14 Mode
Nest	- VCal	MEST MES	0x0: Positive Edge
27:24	:24 R/W	0x0	0x1: Negative Edge
27.24			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved





Offset: 0	x0284		Register Name: PE_EINT_CFG1
Bit	Read/Write	Default/Hex	Description &
23:20	R/W	0x0	EINT13_CFG External INT13 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge (Positive/Negative)
19:16	R/W/s	OxO with	Others: Reserved EINT12_CFG External INT12 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge (Positive/Negative) Others: Reserved
15:12	R/W	0×0	EINT11_CFG External INT11 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level 0x3: Low Level 0x4: Double Edge (Positive/Negative) Others: Reserved
11:8	R/W	0x0	EINT10_CFG External INT10 Mode 0x0: Positive Edge 0x1: Negative Edge 0x2: High Level
			0x3: Low Level 0x4: Double Edge (Positive/Negative) Others: Reserved

My

MYCE

-4C81

4.5.4



			0	5	`
		C	3)	
_*	J	7			

Offset: 0	x0284		Register Name: PE_EINT_CFG1
Bit	Read/Write	Default/Hex	Description
	which is	KIN KIN	EINT9_CFG ME ME ME ME
			External INT9 Mode
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
7.4	n/ vv	UXU	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT8_CFG
	2.0	OxO which	External INT8 Mode
			0x0: Positive Edge
2.0			0x1: Negative Edge
3:0 R/W	WASH.		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.59 0x0288 PE External Interrupt Configure Register 2 (Default Value: 0x0000_0000)

	Offset: 0	x0288		Register Name: PE_EINT_CFG2
	Bit	Read/Write	Default/Hex	Description
	31:8	1	1	/
				EINT17_CFG
	Mean	Mal	THICST THICS	External INT17 Mode of No.0: Positive Edge
14		Mr.	M. M.	0x0: Positive Edge
	7:4	R/W	0x0	0x1: Negative Edge
	7.4	Tty VV	OXO	0x2: High Level
				0x3: Low Level
				0x4: Double Edge (Positive/Negative)
				Others: Reserved



	Offset: 0	x0288		Register Name: PE_EINT_CFG2
	Bit	Read/Write	Default/Hex	Description
14	lu _d	iles.	My My	EINT16_CFG we will will will will
				External INT16 Mode
				0x0: Positive Edge
	3:0	R/W	0x0	0x1: Negative Edge
	3.0	I N/ VV	OXO	0x2: High Level
				0x3: Low Level

Others: Reserved

0x4: Double Edge (Positive/Negative)

9.7.5.60 0x0290 PE External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x	0290	White White	Register Name: PE_EINT_CTL
Bit	Read/Write	Default/Hex	Description
31:18	1	1	/
17	R/W	0x0	EINT17_CTL External INT17 Enable 0: Disable 1: Enable
			EINT16_CTL
16	R/W	0x0	External INT16 Enable
10	16 K/VV U	OAO	0: Disable
			1: Enable
			EINT15_CTL
15	R/W	0x0 why co	External INT15 Enable of Miles Angel Miles
1.23	.,	ove /	0: Disable
			1: Enable
	R/W	0x0	EINT14_CTL
14			External INT14 Enable
			0: Disable
			1: Enable
			EINT13_CTL
13	R/W	0x0	External INT13 Enable
	.,, **		0: Disable
			1: Enable





Offset: 0x0290 Register Name: PE_EINT_CTL

Bit	Read/Write	Default/Hex	Description
and,	in his	Mr. Mr.	EINT12 CTL WE WE WE WE
12	D (M)	0.0	External INT12 Enable
12	R/W	0x0	0: Disable
			1: Enable
			EINT11_CTL
11	D /\A/	0.0	External INT11 Enable
11	11 R/W 0x	UXU	0: Disable
			1: Enable
			EINT10_CTL
10 R/	D /\A/	0x0	External INT10 Enable
	K/VV	UXU	0: Disable
			1: Enable
WHYCSI	nitycall.	year whyea	EINT9_CTE MARKET
9	R/W	0x0	External INT9 Enable
9	N/VV	UXU	0: Disable
			1: Enable
	8 R/W 0x0		EINT8_CTL
		0v0	External INT8 Enable
0		UXU	0: Disable
			1: Enable
			EINT7_CTL
7	R/W	0x0	External INT7 Enable
	IX/ VV		0: Disable
			1: Enable
encar.	west.	Near White	EINT6_CTL
4/100	M. M.	0x0	External INT6 Enable
			0: Disable
			1: Enable
	R/W		EINT5_CTL
5		0x0	External INT5 Enable
	.,.,	3	0: Disable
			1: Enable
			EINT4_CTL
4	R/W	0x0	External INT4 Enable
	.,.,	0.00	0: Disable

1: Enable



182				
182				
(3)				0
,0,0			0	0
		C	ş	5

Offset: 0x	:0290		Register Name: PE_EINT_CTL
Bit	Read/Write	Default/Hex	Description
all?	ill il	Kily Ki	EINT3_ETL ME ME ME ME
3	R/W	0.0	External INT3 Enable
3	K/VV	0x0	0: Disable
			1: Enable
			EINT2_CTL
2	R/W	0x0	External INT2 Enable
2	I N/ VV		0: Disable
			1: Enable
			EINT1_CTL
1	D /\A/	0.40	External INT1 Enable
1	R/W	0x0	0: Disable
			1: Enable
Mycan	WHYCSI'	My Mills	EINTO_CTL
0	D (VA)	0x0	External INTO Enable
U	R/W	UXU	0: Disable
			1: Enable

9.7.5.61 0x0294 PE External Interrupt Status Register (Default Value: 0x0000_0000)

Offse	et: 0x	0294		Register Name: PE_EINT_STATUS
Bit		Read/Write	Default/Hex	Description
31:1	8	/	/	/
				EINT17_STATUS
17		Mean	Mest Mest	External INT17 Pending Bit
17		R/W	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT16_STATUS
				External INT16 Pending Bit
16		R/W	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear

MyCo



	Offset: 0x	0294		Register Name: PE_EINT_STATUS
	Bit	Read/Write	Default/Hex	Description
100	(4)	in the	The training of the state of th	EINT15_STATUS WE
				External INT15 Pending Bit
	15	R/W	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT14_STATUS
				External INT14 Pending Bit
	14	R/W	0x0	0: No IRQ pending
			6	1: IRQ pending
				Write '1' to clear
				EINT13_STATUS
	0			External INT13 Pending Bit
14.	13	R/W1C	0x0	0: No IRQ pending well and well and the second seco
				1: IRQ pending
				Write '1' to clear
				EINT12_STATUS
			4	External INT12 Pending Bit
	12	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
		- 10		EINT11_STATUS
				External INT11 Pending Bit
	11	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
ļ	CACAL.		HCBL 100	Write '1' to clear
1		4, 4	, W	EINT10_STATUS
				External INT10 Pending Bit
	10	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT9_STATUS
		D // 14 5		External INT9 Pending Bit
	9	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear

ાટ્સ

<u>____</u>



	Offset: 0x	0294		Register Name: PE_EINT_STATUS
	Bit	Read/Write	Default/Hex	Description
14.	64	in the	is in	EINT8_STATUS W W W
				External INT8 Pending Bit
	8	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT7_STATUS
				External INT7 Pending Bit
	7	R/W1C	0x0	0: No IRQ pending
			0	1: IRQ pending
			1-1	Write '1' to clear
				EINT6_STATUS
	200	100		External INT6 Pending Bit
14.	16 Sal	R/W1C	0x0	0: No IRQ pending well and the second of the
				1: IRQ pending
				Write '1' to clear
				EINT5_STATUS
				External INT5 Pending Bit
	5	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT4_STATUS
		D (1) (1)		External INT4 Pending Bit
	4	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
	CSIL,	"My Call	incolling into the	Write '1' to clear
			4.	EINT3_STATUS External INT3 Pending Bit
	3	R/W1C	0x0	0: No IRQ pending
	3	Ny WIC	0.00	1: IRQ pending
				Write '1' to clear
ŀ				EINT2_STATUS
				External INT2 Pending Bit
	2	R/W1C	0x0	0: No IRQ pending
	·	,		1: IRQ pending
				Write '1' to clear
Ĺ				

Mills

MACSI



Offset: 0x0294			Register Name: PE_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
AN S	is the	the state of	EINT1_STATUS ME ME ME
			External INT1 Pending Bit
1	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINTO_STATUS
			External INTO Pending Bit
0	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear

9.7.5.62 0x0298 PE External Interrupt Debounce Register (Default Value: 0x0000_0000)

Offset: 0x	0298		Register Name: PE_EINT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	1	1	
			DEB_CLK_PRE_SCALE
6:4	R/W	0x0	Debounce Clock Pre_scale n
			The selected clock source is prescaled by 2 ⁿ .
3:1	1	1	/
			PIO_INT_CLK_SELECT
0	R/W	0x0	PIO Interrupt Clock Select
	n/ vv		0: LOSC 32KHz
W. Acoll	whycati	integer white	1: HOSC 24MHz

9.7.5.63 0x02A0 PF External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x	02A0		Register Name: PF_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
31:28	/	/	/

W.

"ACS1

MHYCO



Offset: 0x02A0			Register Name: PF_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
My.	in in	ETHE THE	EINT6_CFG WAY WAY WAY
			External INT6 Mode
			0x0: Positive Edge
27.24	D // //	0x0	0x1: Negative Edge
27:24	R/W		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT5_CFG
			External INT5 Mode
			0x0: Positive Edge
23:20	R/W	0.0	0x1: Negative Edge
23.20	N. S. W.	0x0	0x2: High Level
*	" "		0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT4_CFG
			External INT4 Mode
		0x0	0x0: Positive Edge
19:16	R/W		0x1: Negative Edge
15.10	1,7 11		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
Car	,car	year we	EINT3_CFG
My A	Mes in	Krin Kri	External MT3 Mode M M M M M
15:12		0x0	0x0: Positive Edge
	R/W		0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

My Car

.172



Offset: 0x02A0			Register Name: PF_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
The state of the s	in his	is sin	EINT2_cFG WE WE WE
			External INT2 Mode
		0x0	0x0: Positive Edge
11:8	R/W		0x1: Negative Edge
11.0	IN/ VV		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
		OxO	EINT1_CFG
			External INT1 Mode
			0x0: Positive Edge
7.4	200		0x1: Negative Edge
7:4	R/W		0x2: High Level
4	'n'		0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
	R/W	0x0	EINTO_CFG
			External INTO Mode
			0x0: Positive Edge
3:0			0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.64 0x02B0 PF External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x02B0			Register Name: PF_EINT_CTL
Bit	Read/Write	Default/Hex	Description
31:7	/	/	/
	R/W	0x0	EINT6_CTL
6			External INT6 Enable
0			0: Disable
			1: Enable



Offset:	0x02B0		Register Name: PF_EINT_CTL
Bit	Read/Write		Description
My.	in the	My My	EINT5_citL Me Me Me
5	R/W	0x0	External INT5 Enable
5	K/ VV		0: Disable
			1: Enable
		0x0	EINT4_CTL
4	R/W		External INT4 Enable
	I V VV		0: Disable
			1: Enable
		0x0	EINT3_CTL
3	R/W		External INT3 Enable
	1,7,11		0: Disable
			1: Enable
AUACO	nister si	the My	EINT2_CTL MY MY MY
2	R/W	0x0	External INT2 Enable
_		5.10	0: Disable
			1: Enable
		0x0	EINT1_CTL
1	R/W		External INT1 Enable
			0: Disable
			1: Enable
			EINTO_CTL
0	R/W	0x0	External INTO Enable
			0: Disable
			1: Enable

9.7.5.65 0x02B4 PF External Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x02B4			Register Name: PF_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
31:7	/	1	/
			EINT6_STATUS
			External INT6 Pending Bit
6	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear





Offset: 0x02B4			Register Name: PF_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
C)	in the	it's site	EINT5_STATUS WAS WELL WAS TO WAS A W
			External INT5 Pending Bit
5	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT4_STATUS
			External INT4 Pending Bit
4	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
		1-1	Write '1' to clear
			EINT3_STATUS
			External INT3 Pending Bit
13 3 an	R/W1C	0x0	0: No IRQ pending Mark Mark Mark Mark Mark Mark Mark Mark
			1: IRQ pending
			Write '1' to clear
			EINT2_STATUS
		4	External INT2 Pending Bit
2	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT1_STATUS
			External INT1 Pending Bit
1	R/W1C	0x0	0: No IRQ pending
W			1: IRQ pending
Cal	CSIC	acst ac	Write '1' to clear
1	M., M	MI,	EINTO_STATUS
			External INTO Pending Bit
0	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear

11,

· Acsi



9.7.5.66 0x02B8 PF External Interrupt Debounce Register (Default Value: 0x0000_0000)

Offset: 0x0288			Register Name: PF_EINT_DEB
Bit	Read/Write	Default/Hex	Description
31:7	/	1	1
		0x0	DEB_CLK_PRE_SCALE
6:4	R/W		Debounce Clock Pre_scale n
			The selected clock source is prescaled by 2 ⁿ .
3:1	/	1	
			PIO_INT_CLK_SELECT
0	D () A (0.0	PIO Interrupt Clock Select
0	R/W	0x0	0: LOSC 32KHz
		17	1: HOSC 24MHz

9.7.5.67 0x02C0 PG External Interrupt Configure Register 0 (Default Value: 0x0000_0000)

Offset: 0x	02C0		Register Name:PG_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
			EINT7_CFG
			External INT7 Mode
			0x0: Positive Edge
31:28	R/W	0x0	0x1: Negative Edge
31.20	11,700	UXU	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
Cal	West.	West Me	Others: Reserved
W.	4, 4	N,	EINT6_CFG
			External INT6 Mode
		0x0	0x0: Positive Edge
27:24	R/W		0x1: Negative Edge
27.21	IV VV		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved



Offset: 0x	02C0		Register Name:PG_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
all?	is the	the the	EINT5_CFG MAY MAY MAY
			External INT5 Mode
			0x0: Positive Edge
23:20	R/W	0x0	0x1: Negative Edge
23.20	n/ vv	UXU	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT4_CFG
			External INT4 Mode
		17 6	0x0: Positive Edge
19:16	R/W	0x0	0x1: Negative Edge
Myca.10	THE ST	Here while	0x2: High Level
	74.	, ,,	0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT3_CFG
	R/W	4	External INT3 Mode
		0x0	0x0: Positive Edge
15:12			0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
1CST	MHOSE N	Mest Me	EXTERNAL MODE WHICH WHICH WHICH WHICH WHICH
My Marie	in the	Mily Mily	
	R/W		0x0: Positive Edge
11:8		0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

Mag

24 ---



_
~(
.0.0.
710
303

Offset: 0x	02C0		Register Name:PG_EINT_CFG0
Bit	Read/Write	Default/Hex	Description
all?	in the	the thing	EINT1_CFG WAY WAY WAY
			External INT1 Mode
			0x0: Positive Edge
7:4	R/W	0x0	0x1: Negative Edge
7.4	n/ vv		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
	R/W	O*O	EINTO_CFG
			External INTO Mode
			0x0: Positive Edge
2.0			0x1: Negative Edge
3:0			0x2: High Level
<i>s</i> .			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.68 0x02C4 PG External Interrupt Configure Register 1 (Default Value: 0x0000_0000)

Offset: 0x02C4			Register Name: PG_EINT_CFG1
Bit	Read/Write	Default/Hex	Description
			EINT15_CFG
	R/W	OXO WHE	External INT15 Mode
West			Ox0: Positive Edge Ox1: Negative Edge
31:28			0x1: Negative Edge
31.20	N/ VV	UXU	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved



Offset: 0x	02C4		Register Name: PG_EINT_CFG1
Bit	Read/Write	Default/Hex	Description
they want	In Min	The things	EINT14_CFG WE WE WE WE
			External INT14 Mode
			0x0: Positive Edge
27:24	R/W	0x0	0x1: Negative Edge
27.24	IX/ VV	UXU	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT13_CFG
			External INT13 Mode
			0x0: Positive Edge
23:20	R/W	0x0	0x1: Negative Edge
Mycariza	"I'MES!"	Mega WING	0x2: High Level
		7	0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
		4	EINT12_CFG
		4	External INT12 Mode
			0x0: Positive Edge
19:16	R/W	0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
"ICSIL	Magal M	year nye	EINT11_CFG
W.	Mrs M	in his	External NT11 Mode Mr Mr Mr
			0x0: Positive Edge
15:12	R/W	0x0	0x1: Negative Edge
			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

M.

WACSL



	Offset: 0x02C4			Register Name: PG_EINT_CFG1
	Bit	Read/Write	Default/Hex	Description
4	19	in the	The state of	EINT10_CFG
				External INT10 Mode
				0x0: Positive Edge
	11:8	R/W	0x0	0x1: Negative Edge
	11.0	IN) VV	UXU	0x2: High Level
				0x3: Low Level
				0x4: Double Edge (Positive/Negative)
				Others: Reserved
				EINT9_CFG
			OxO	External INT9 Mode
				0x0: Positive Edge
	7:4	R/W		0x1: Negative Edge
X	HCg.			0x2: High Level
1/2				0x3: Low Level
				0x4: Double Edge (Positive/Negative)
				Others: Reserved
				EINT8_CFG
				External INT8 Mode
				0x0: Positive Edge
	3:0	R/W	0x0	0x1: Negative Edge
	3.0	R/W		0x2: High Level
				0x3: Low Level
				0x4: Double Edge (Positive/Negative)
				Others: Reserved

9.7.5.69 0x02C8 PG External Interrupt Configure Register 2 (Default Value: 0x0000_0000)

Offset: 0x02C8			Register Name: PG_EINT_CFG2
Bit Read/Write Default/Hex		Default/Hex	Description
31:12	/	/	/



Offset: 0x	02C8		Register Name: PG_EINT_CFG2
Bit	Read/Write	Default/Hex	Description
My.	in in	The things	EINT18_CFG WE WE WE WE
			External INT18 Mode
			0x0: Positive Edge
11:8	R/W	0x0	0x1: Negative Edge
11.0	IV VV	UXU	0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT17_CFG
		OxO WHE	External INT17 Mode
			0x0: Positive Edge
7:4	R/W		0x1: Negative Edge
7:4 mycs4			0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved
			EINT16_CFG
		M 4	External INT16 Mode
		W. 1	0x0: Positive Edge
3:0	R/W	0x0	0x1: Negative Edge
3.0	K/VV		0x2: High Level
			0x3: Low Level
			0x4: Double Edge (Positive/Negative)
			Others: Reserved

9.7.5.70 0x02D0 PG External Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x02D0			Register Name: PG_EINT_CTL
Bit	Read/Write	Default/Hex	Description
31:19	/	/	/
			EINT18_CTL
18	R/W	0x0	External INT18 Enable
10	K/VV	OXO	0: Disable
			1: Enable





Offset: 0	Offset: 0x02D0		Register Name: PG_EINT_CTL
Bit	Read/Write	Default/Hex	Description
M	in in	My My	EINT17_CTL MIT MIT MIT MIT
17	R/W	0x0	External INT17 Enable
17	IN/ VV	UXU	0: Disable
			1: Enable
			EINT16_CTL
16	R/W	0x0	External INT16 Enable
	10,00	OXO	0: Disable
			1: Enable
		630	EINT15_CTL
15	R/W	0x0	External INT15 Enable
15	IN, VV	OXO	0: Disable
			1: Enable
Micgi	NIACS!	Hear White	EINT14_CTL ME ME ME
14	R/W	0x0	External INT14 Enable
14	K/VV		0: Disable
			1: Enable
	R/W	0x0	EINT13_CTL
13			External INT13 Enable
13	IN, VV		0: Disable
			1: Enable
			EINT12_CTL
12	R/W	0x0	External INT12 Enable
12	Tty VV	UNU /	0: Disable
			1: Enable
MACSIC	allycell si	Hear White	EINT11_CTE HOSE HOSE HOSE HOSE HOSE HOSE HOSE HOS
11	R/W	0x0	External INT11 Enable
**	TV VV	OXO	0: Disable
			1: Enable
			EINT10_CTL
10	R/W	0x0	External INT10 Enable
	IN/ VV		0: Disable
			1: Enable
			EINT9_CTL
9	R/W	0x0	External INT9 Enable
J	IN/ VV		0: Disable
			1: Enable

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.





Offset: 0)x02D0		Register Name: PG_EINT_CTL
Bit	Read/Write	Default/Hex	Description
N. S.	May M	May May	EINT8_CTL WT WT WT WT
	D /\A/	00	External INT8 Enable
8	R/W	0x0	0: Disable
			1: Enable
			EINT7_CTL
7	D /\A/	0x0	External INT7 Enable
'	R/W	UXU	0: Disable
		(1: Enable
		6	EINT6_CTL
6	R/W	0x0	External INT6 Enable
	IV, VV	OXO	0: Disable
			1: Enable
MyCo.	nityco.	Heo. MyC	EINT5_CTL
5	R/W	0x0	External INT5 Enable
	IV, VV	UAU .	0: Disable
			1: Enable
			EINT4_CTL
4	R/W	0x0	External INT4 Enable
	1,41	OAG	0: Disable
			1: Enable
			EINT3_CTL
3	R/W	0x0	External INT3 Enable
			0: Disable
			1: Enable
My Sal	My My	Hear White	EINT2_CTLO External INT2 Enable 0: Disable
2	R/W	0x0	External INT2 Enable
			1: Enable
			EINT1_CTL
1	R/W	0x0	External INT1 Enable
			0: Disable
			1: Enable
			EINTO_CTL
0	R/W	0x0	External INTO Enable
			0: Disable
			1: Enable



9.7.5.71 0x02D4 PG External Interrupt Status Register (Default Value: 0x0000_0000)

nlycol nlycol

Offset: 0x	02D4		Register Name: PG_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
31:19	/	/	1
			EINT18_STATUS
			External INT18 Pending Bit
18	R/W	0x0	0: No IRQ pending
			1: IRQ pending
		CX	Write '1' to clear
		JT	EINT17_STATUS
			External INT17 Pending Bit
17	R/W	0x0	O: No IRQ pending
W.	NI NI	i, Mi,	1: IRQ pending
			Write '1' to clear
			EINT16_STATUS
			External INT16 Pending Bit
16	R/W	0x0	0: No IRQ pending
		B. 1	1: IRQ pending
			Write '1' to clear
			EINT15_STATUS
			External INT15 Pending Bit
15	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
Tes.	767	36	Write '1' to clear
Alex	in him	Win Will	EINT14_STATUS AND AND AND AND
			External INT14 Pending Bit
14	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT13_STATUS
			External INT13 Pending Bit
13	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear

Mes

Mest

<u>...</u>



	Offset: 0x	02D4		Register Name: PG_EINT_STATUS
	Bit	Read/Write	Default/Hex	Description
27	3	in the	in his	EINT12_STATUS
				External INT12 Pending Bit
	12	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT11_STATUS
				External INT11 Pending Bit
	11	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT10_STATUS
	2	1		External INT10 Pending Bit
No.	10	R/W1C	0x0	0: No IRQ pending walk and the second of the
				1: IRQ pending
				Write '1' to clear
				EINT9_STATUS
			4	External INT9 Pending Bit
	9	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT8_STATUS
				External INT8 Pending Bit
	8	R/W1C	0x0	0: No IRQ pending
1				1: IRQ pending
	1CSL	ucar.	Jegil Je	Write '1' to clear
20		M. M	M.	EINT7_STATUS
				External INT7 Pending Bit
	7	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear
				EINT6_STATUS
				External INT6 Pending Bit
	6	R/W1C	0x0	0: No IRQ pending
				1: IRQ pending
				Write '1' to clear

MACSI.

:Mcs





Offset: 0x	02D4		Register Name: PG_EINT_STATUS
Bit	Read/Write	Default/Hex	Description
ale de la companya della companya della companya de la companya della companya de	in his	Mr. Mr.	EINT5_STATUS WE
			External INT5 Pending Bit
5	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear
			EINT4_STATUS
			External INT4 Pending Bit
4	R/W1C	0x0	0: No IRQ pending
		0	1: IRQ pending
		17	Write '1' to clear
			EINT3_STATUS
			External INT3 Pending Bit
M. 3. 201	R/W1C	0x0 _{nh}	0: No IRQ pending we was a second of the sec
			1: IRQ pending
			Write '1' to clear
			EINT2_STATUS
		4	External INT2 Pending Bit
2	R/W1C	0x0	0: No IRQ pending
		W. I	1: IRQ pending
			Write '1' to clear
			EINT1_STATUS
			External INT1 Pending Bit
1	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
CICAL	Mest	Mcan Mc	Write '1' to clear
W.	n. n	M	EINTO_STATUS
			External INTO Pending Bit
0	R/W1C	0x0	0: No IRQ pending
			1: IRQ pending
			Write '1' to clear

:M28/



9.7.5.72 0x02D8 PG External Interrupt Debounce Register (Default Value: 0x0000_0000)

Offset: 0x0208			Register Name: PG_EINT_DEB		
Bit	Read/Write	Default/Hex	Description		
31:7	/	1	1		
		0x0	DEB_CLK_PRE_SCALE		
6:4	R/W		Debounce Clock Pre_scale n		
			The selected clock source is prescaled by 2 ⁿ .		
3:1	/	1			
	R/W	0x0	PIO_INT_CLK_SELECT		
			PIO Interrupt Clock Select		
0			0: LOSC 32KHz		
			1: HOSC 24MHz		

9.7.5.73 0x0340 PIO Group Withstand Voltage Mode Select Register (Default Value: 0x0000_0000)

When the power domain of GPIO is larger than 1.8 V, the withstand voltage is set to 3.3 V mode, the corresponding value in the 0x0340 register is set to 0.

When the power domain of GPIO is 1.8 V, the withstand voltage is set to 1.8 V mode, the corresponding value in the 0x0340 register is set to 1.

Offset: 0x	0340		Register Name: PIO_POW_MOD_SEL			
Bit	Read/Write	Default/Hex	Description			
31:13	1	1	/			
			VCC_IO POWER MODE Select			
12	R/W	0x0 n/yc	1: 1.8 V M M M M M M M M M M M M M M M M M M			
W.	n' n	N. M.	1: 1.8 V			
11:7	/	/	/			
		0x0	PG_POWER MODE Select			
6	R/W		0: 3.3 V			
	IN VV		1: 1.8 V			
			If PG_Port Power Source selects VCC_IO, this bit is invalid.			
		0x0	PF_POWER MODE Select			
5	R/W		0: 3.3 V			
			1: 1.8 V			
			If PF_Port Power Source selects VCC_IO, this bit is invalid.			



Offset:	0x0340		Register Name: PIO_POW_MOD_SEL
Bit	Read/Write	Default/Hex	Description
M. S.	in Prince	in the	PE_PWR_MOD_SEL MO MO MO MO MO
			PE_POWER MODE Select
4	R/W	0x0	0: 3.3 V
			1: 1.8 V
			If PE_Port Power Source selects VCC_IO, this bit is invalid.
			PD_PWR_MOD_SEL
			PD_POWER MODE Select
3	R/W	0x0	0: 3.3 V
			1: 1.8 V
			If PD_Port Power Source selects VCC_IO, this bit is invalid.
			PC_PWR_MOD_SEL
	- 5		PC_POWER MODE Select
12 ³¹	R/W	0x0	0: 3.3 V 1/4 ^{ch} 1/4 ^{ch} 1/4 ^{ch}
		7,	1: 1.8 V
\			If PC_Port Power Source selects VCC_IO, this bit is invalid.
1:0	1	1	/

9.7.5.74 0x0344 PIO Group Withstand Voltage Mode Select Control Register (Default Value: 0x0000_0000)

For 1.8 V and 3.3 V power, the withstand function is enabled by default, the corresponding bit in the 0x0344 register is set to 0.

For 2.5 V power, the withstand function is disabled, the corresponding bit in the 0x0344 register is set to 1, and the corresponding withstand voltage in the 0x0340 register needs to be set to 3.3 V.

Offset: 0x0344		NHACSILL NHACS	Register Name: PIO_POW_MS_CTL
Bit	Read/Write	Default/Hex	Description
31:13	/	1	/
			VCCIO_WS_VOL_MOD_SEL
12	R/W	0x0	VCC_IO Withstand Voltage Mode Select Control
12			0: Enable
			1: Disable
11:7	/	1	/
	R/W	0x0	VCC_PG_WS_VOL_MOD_SEL
6			VCC_PG Withstand Voltage Mode Select Control
6			0: Enable
			1: Disable



Offset:	0x0344		Register Name: PIO_POW_MS_CTL
Bit	Read/Write	Default/Hex	Description
My.	My.	My My	VCC_PF_WS_VOL_MOD_SEL
_	D /\A/	00	VCC_PF Withstand Voltage Mode Select Control
5	R/W	0x0	0: Enable
			1: Disable
			VCC_PE_WS_VOL_MOD_SEL
_	D /\A/	00	VCC_PE Withstand Voltage Mode Select Control
4	R/W	0x0	0: Enable
			1: Disable
			VCC_PD_WS_VOL_MOD_SEL
3	R/W	0x0	VCC_PD Withstand Voltage Mode Select Control
3	K/VV	OXO	0: Enable
			1: Disable
WACSI.	"MAGSI"	Whose Which	VCC_PC_WS_VOL_MOD_SEL
2	D //A/	0x0	VCC_PC Withstand Voltage Mode Select Control
2	R/W	OXO	0: Enable
			1: Disable
1:0		/	

9.7.5.75 0x0348 PIO Group Power Value Register (Default Value: 0x0000_0000)

When the reading value of the 0x0348 register is 0, it indicates that the IO power voltage is greater than 2.5 V. When the reading value of the 0x0348 register is 1, it indicates that the IO power voltage is less than 2.0 V.

Offset: 0x	0348		Register Name: PIO_POW_VAL
Bit	Read/Write	Default/Hex	Description
31:13	in in	Willy Miles	I may may may may may
12	D	0x0	VCCIO_PWR_VAL
12	12 R (UXU	VCC_IO Power Value
11:7	/	/	/
			PG_PWR_VAL
6	R	0x0	PG_Port Power Value
			If PG_Port power source selects VCC_IO, this bit is invalid.
			PF_PWR_VAL
5	R	0x0	PF_Port Power Value
			If PF_Port power source selects VCC_IO, this bit is invalid.



					^
				c	1
		,	C	3	O-
	_	>	1.	_	
- 21	ſ.	`)		

Offset: 0x	:0348		Register Name: PIO_POW_VAL
Bit	Read/Write	Default/Hex	Description
all?	il lin	Min Min	PE_PWR_VAL WE
4	R	0x0	PE_Port Power Value
			If PE_Port power source selects VCC_IO, this bit is invalid.
			PD_PWR_VAL
3	R	0x0	PD_Port Power Value
			If PD_Port power source selects VCC_IO, this bit is invalid.
			PC_PWR_VAL
2	R	0x0	PC_Port Power Value
			If PC_Port power source selects VCC_IO, this bit is invalid.
1:0	/	/	/

9.7.5.76 0x0350 PIO Group Power Voltage Select Control Register (Default Value: 0x0000_0001)

Offset: 0x0350			Register Name: PIO_POW_VOL_SEL_CTL	
Bit Read/Write Default/Hex		Default/Hex	Description	
31:1	1	1		
0	R/W	0x1	VCC-PF Power Voltage Select Control 0: 1.8 V 1: 3.3 V	

MCSIL

or "HACOL

inycan

MYCOL

inycan

"MACSU

MYCan

MYCar



9.8 **GPADC**

9.8.1 Overview

The General Purpose ADC (GPADC) can convert the external signal into a certain proportion of digital value, to realize the measurement of analog signal, which can be applied to power detection and key detection. This ADC is a type of successive approximation register (SAR) A/D converter.


The GPADC has the following features:

- One independent channel
- 12-bit sampling resolution and 8-bit precision
- 64 FIFO depth of data register
- Power reference voltage: AVCC, and analog input voltage range: 0 to AVCC
- Maximum sampling frequency: 1 MHz
- Supports data compare and interrupt
- Supports three operation modes
 - Single conversion mode
 - Continuous conversion mode
 - Burst conversion mode

9.8.2 **Block Diagram**

Figure 9-70 shows the block diagram of the GPADC.

Figure 9-70 GPADC Block Diagram



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.8.3 Functional Description

9.8.3.1 External Signals

The following table describes the external signals of the GPADC.

Table 9-28 GPADC External Signals

Signal	Description	Туре
GPADC0	ADC Input Channel0	Al
GPADC1	ADC Input Channel1	Al

9.8.3.2 Clock Sources

The GPADC has one clock source. The following table describes the clock source for GPADC. Users can see section 3.2 "CCU" for clock setting, configuration, and gating information.

Table 9-29 GPADC Clock Sources

Clock Sources	Description
HOSC	24 MHz

9.8.3.3 GPADC Work Mode

Single conversion mode

The GPADC completes one conversion in a specified channel, the converted data is updated at the data register of the corresponding channel.

Continuous conversion mode

The GPADC has continuous conversion in a specified channel until the software stops, the converted data is updated at the data register of the corresponding channel.

• Burst conversion mode

The GPADC samples and converts in a specified channel, and sequentially stores the results in FIFO.

9.8.3.4 Clock and Timing Requirements

CLK_IN = 24 MHz




CONV_TIME(Conversion Time) = 1/(24MHz/14Cycles) =0.583 (us)

TACQ > 10RC (Ris output impedance of ADC sample circuit, C = 6.4 pF)

ADC Sample Frequency > TACQ+CONV_TIME

Figure 9-71 GPADC Clock and Timing Requirement



9.8.3.5 GPADC Calculate Formula

GPADC calculate formula: GPADC_DATA = Vin/V_{REF}*4096

Where:

 $V_{REF} = 1.8 V$

9.8.4 Programming Guidelines


The GPADC initial process is as follows.

White the white the white the white the white the white the white the white

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 9-72 GPADC Initial Process



(1). Query Mode

- Step 1 Write 0x1 to the bit[16] of GPADC BGR REG to dessert reset.
- **Step 2** Write 0x1 to the bit[0] of **GPADC BGR REG** to enable the GPADC clock.
- **Step 3** Write 0x2F to the bit[15:0] of **GP SR CON** to set the acquiring time of ADC.
- **Step 4** Write 0x1DF to the bit[31:16] of **GP SR CON** to set the *ADC sample frequency divider*.
- **Step 5** Write 0x2 to the bit[19:18] of **GP CTRL** to set the *continuous conversion mode*.
- **Step 6** Write 0x1 to the bit[0] of GP CS EN to enable the analog input channel.
- **Step 7** Write 0x1 to the bit[16] of **GP_CTRL** to enable the ADC function.
- Step 8 Read the bit[0] of GP DATA INTS, if the bit is 1, then data conversion is complete.
- **Step 9** Read the bit[11:0] of **GP_CHO_DATA**, and calculate voltage value based on GPADC formula.

(2).Interrupt Mode

- **Step 1** Write 0x1 to the bit[16] of **GPADC BGR REG** to dessert reset.
- Step 2 Write 0x1 to the bit[0] of GPADC_BGR_REG to enable the GPADC clock.
- **Step 3** Write 0x2F to the bit[15:0] of GP_SR_CON to set the acquiring time of ADC.
- **Step 4** Write 0x1DF to the bit[31:16] of GP SR CON to set the ADC sample frequency divider.
- **Step 5** Write 0x2 to the bit[19:18] of **GP_CTRL** to set the continuous conversion mode.



- **Step 6** Write 0x1 to the bit[0] of GP CS EN to enable the analog input channel.
- Step 7 Write 0x1 to the bit[0] of GP DATA INTC to enable the GPADC data interrupt.
- **Step 8** Set interrupt number based on PLIC.
- Step 9 Put interrupt handler address into interrupt vector table based on the IRQ 148.
- **Step 10** Write 0x1 to the bit16 of **GP_CTRL** to enable the ADC function.
- **Step 11** Read the bit[11:0] of **GP CHO DATA** from the interrupt handler, calculate voltage value based on GPADC formula.

9.8.5 Register List

Module Name	Base Address
GPADC	0x02009000
(5)	(4), (4), (4), (4), (4), (4), (4), (4),

Register Name	Offset	Description
GP_SR_CON	0x0000	GPADC Sample Rate Configure Register
GP_CTRL	0x0004	GPADC Control Register
GP_CS_EN	0x0008	GPADC Compare and Select Enable Register
GP_FIFO_INTC	0x000C	GPADC FIFO Interrupt Control Register
GP_FIFO_INTS	0x0010	GPADC FIFO Interrupt Status Register
GP_FIFO_DATA	0x0014	GPADC FIFO Data Register
GP_CDATA	0x0018	GPADC Calibration Data Register
GP_DATAL_INTC	0x0020	GPADC Data Low Interrupt Configure Register
GP_DATAH_INTC	0x0024	GPADC Data High Interrupt Configure Register
GP_DATA_INTC	0x0028/n/co. "H/co	GPADC Data Interrupt Configure Register
GP_DATAL_INTS	0x0030	GPADC Data Low Interrupt Status Register
GP_DATAH_INTS	0x0034	GPADC Data High Interrupt Status Register
GP_DATA_INTS	0x0038	GPADC Data Interrupt Status Register
GP_CH0_CMP_DATA	0x0040	GPADC CH0 Compare Data Register
GP_CH1_CMP_DATA	0x0044	GPADC CH1 Compare Data Register
GP_CH0_DATA	0x0080	GPADC CH0 Data Register
GP_CH1_DATA	0x0084	GPADC CH1 Data Register



9.8.6 Register Description

9.8.6.1 0x0000 GPADC Sample Rate Configure Register (Default Value: 0x01DF_002F)

Offset: 0x0000			Register Name: GP_SR_CON
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x1DF	FS_DIV ADC sample frequency divider CLK_IN/(n+1) Default value: 50K
15:0	R/W	0x2F	TACQ ADC acquire time (n+1)/CLK_IN Default value: 2 us

9.8.6.2 0x0004 GPADC Control Register (Default Value: 0x0080_0000)

Offset: 0x0004			Register Name: GP_CTRL		
Bit	Read/Write	Default/Hex	Description		
		PO. 1	ADC_FIRST_DLY		
31:24	R/W	0x0	ADC First Convert Delay Setting		
			ADC conversion of each channel is delayed by N samples.		
23	D/M	0x1	ADC_AUTOCALI_EN		
25	R/W	UXI	ADC Auto Calibration		
22	/	1	1		
encal.	, cal	ıcarı	ADC_OP_BIASS		
21:20	R/W	0x0	ADC OP Bias un		
			Adjust the bandwidth of the ADC amplifier		
			GPADC Work Mode		
			00: Single conversion mode		
19:18	R/W	0x0	01: Reserved		
			10: Continuous conversion mode		
			11: Burst conversion mode		
			ADC_CALI_EN		
17	R/W	0x0	ADC Calibration		
			1: Start Calibration, it is cleared to 0 after calibration		

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x0004			Register Name: GP_	CTRL			
Bit	Read/Write	Default/Hex	Description	.car	.call	.call	183.
My.	Pile	i Mi	ADC_EN when	rith	in	in	iki
		0x0	ADC Function Enable	e			
			Before the bit is ena	bled, config	ure ADC para	ameters inclu	iding the
16	R/W		work mode and cha	nnel numbe	r, etc.		
10	I I V V V		0: Disable				
			1: Enable	1			
			Note: When selecti	ng a single	conversion r	mode, the bi	t can be
			cleared automatica	lly after the	switch is cor	mpleted.	
15:0	/	1	1				

9.8.6.3 0x0008 GPADC Compare and Select Enable Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: GP_CS_EN
Bit	Read/Write	Default/Hex	Description
31:18	1		/
			ADC_CH1_CMP_EN
17	R/W	0x0	Channel 1 Compare Enable
	11,7 4	OXO	0: Disable
			1: Enable
			ADC_CH0_CMP_EN
16	R/W	0x0	Channel 0 Compare Enable
10	Tty vv	UXU	0: Disable
			1: Enable
15:2	1 Heal	/ Hear	
n.	In.	41. 1	ADC_CH1_SELECT
1	R/W	0x0	Analog Input Channel 1 Select
1	N/ VV		0: Disable
			1: Enable
			ADC_CH0_SELECT
0	R/W	0x0	Analog Input Channel 0 Select
	ry VV		0: Disable
			1: Enable

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.8.6.4 0x000C GPADC FIFO Interrupt Control Register (Default Value: 0x0000_1F00)

Offset:	Offset: 0x000C		Register Name: GP_FIFO_INTC
Bit	Read/Write	Default/Hex	Description
31:19	/	/	1
			FIFO_DATA_DRQ_EN
18	R/W	0x0	ADC FIFO Date DRQ Enable
	11,7 4	0.00	0: Disable
			1: Enable
			FIFO_OVERRUN_IRQ_EN
17	R/W	0x0	ADC FIFO Overrun IRQ Enable
17	11, 10	OXO	0: Disable
			1: Enable
	R/W	0x0	FIFO_DATA_IRQ_EN
116			ADC FIFO Data Available IRQ Enable
			0: Disable
			1: Enable
15:14	1	1	1
		4	FIFO_TRIG_LEVEL
13:8	R/W	0x1F	Interrupt trigger level for ADC
			Trigger Level = TXTL + 1
7:5	/	1	
			FIFO_FLUSH
4	R/WAC	0x0	ADC FIFO Flush
			Write '1' to flush TX FIFO, clear automatically to '0'.
3:0	/	1	

9.8.6.5 0x0010 GPADC FIFO Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0x0010			Register Name: GP_FIFO_INTS
Bit Read/Write Default/Hex		Default/Hex	Description
31:18	/	/	/



Offset:	0x0010		Register Name: GP_FIFO_INTS
Bit	Read/Write	Default/Hex	Description & S
W. J.	MA	in the	FIFO_OVERRUN_PENDING
			ADC FIFO Overrun IRQ Pending
17	R/W1C	0x0	0: No Pending IRQ
17	N/ WIC	OXO	1: FIFO Overrun Pending IRQ
			Write '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.
			FIFO_DATA_PENDING
		0x0	ADC FIFO Data Available Pending Bit
16	R/W1C		0: NO Pending IRQ
	.,0		1: FIFO Available Pending IRQ
			Write '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.
15:14	1 Hear	Vice in the second	AN HART WASH WASH WASH
13:8	R	0x0	RXA_CNT
13.6	R		ADC FIFO available sample word counter

9.8.6.6 0x0014 GPADC FIFO Data Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: GP_FIFO_DATA
Bit	Read/Write	Default/Hex	Description
31:12	1	/	/
11:0	R NOTE OF THE PROPERTY OF THE	0x0	GP_FIFO_DATA GPADC Data in FIFO

9.8.6.7 0x0018 GPADC Calibration Data Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0018		Register Name: GP_CDATA
Bit	Read/Write	Default/Hex	Description
31:12	/	1	/
11.0	D/M 00	D/M 0.0	GP_CDATA
11:0 R/	R/W	0x0	GPADC Calibration Data





9.8.6.8 0x0020 GPADC Low Interrupt Configure Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0020		Register Name: GP_DATAL_INTC
Bit	Read/Write	Default/Hex	Description
31:2	/	1	1
			CH1_LOW_IRQ_EN
1	D //A/	0.0	Channel 1 Voltage Low Available Interrupt Enable
1	R/W	0x0	0: Disable
			1: Enable
			CH0_LOW_IRQ_EN
0	D // //	00	Channel 0 Voltage Low Available Interrupt Enable
0	R/W	0x0	0: Disable
			1: Enable

9.8.6.9 0x0024 GPADC High Interrupt Configure Register (Default Value: 0x0000_0000)

Offset: 0x0024			Register Name: GP_DATAH_INTC		
Bit	Read/Write	Default/Hex	Description		
31:2	1	1	/		
1	R/W	0x0	CH1_HIG_IRQ_EN Channel 1 Voltage High Available Interrupt Enable 0: Disable 1: Enable		
O CONTRACTOR	R/W	0x0	CHO_HIG_IRQ_EN Channel 0 Voltage High Available Interrupt Enable 0: Disable 1: Enable		

9.8.6.10 0x0028 GPADC DATA Interrupt Configure Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: GP_DATA_INTC
Bit	t Read/Write Default/Hex		Description
31:2	/	1	/
			CH1_DATA_IRQ_EN
1	R/W	0x0	0: Disable
			1: Enable

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0x0028			Register Name: GP_I	DATA_INTC			
Bit	Read/Write	Default/Hex	Description	Jes.	Tan.	183.	182
all I	il die	i Mi	CH0_DATA_IRQ_EN	in	illy	M	KIN
0	R/W	0x0	0: Disable				
			1: Enable				

9.8.6.11 0x0030 GPADC Low Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	0x0030		Register Name: GP_DATAL_INTS
Bit	Read/Write	Default/Hex	Description
31:2	/	1	/
			CH1_LOW_PENGDING
20	200		Channel 1 Voltage Low Available Interrupt Status
nycar 1	R/W1C	0x0	00: NO Pending IRQ MYES MINES
			1: Channel 1 Voltage Low Available Pending IRQ
			Write '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.
			CH0_LOW_PENGDING
		0x0	Channel 0 Voltage Low Available Interrupt Status
0	R/W1C		0: NO Pending IRQ
	Ny W1C		1: Channel 0 Voltage Low Available Pending IRQ
			Write '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.

9.8.6.12 0x0034 GPADC High Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	0x0034	The same	Register Name: GP_DATAH_INTS
Bit	Read/Write	Default/Hex	Description
31:2	/	/	/
			CH1_HIG_PENGDING
			0: No Pending IRQ
1	R/W1C	0x0	1: Channel 1 Voltage High Available Pending IRQ
			Write '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.



Offset: 0x0034			Register Name: GP_DATAH_INTS
Bit	Read/Write	Default/Hex	Description &
My.	ins	in this	CHO_HIG_PENGDING
			0: No Pending IRQ
0	R/W1C	0x0	1: Channel 0 Voltage High Available Pending IRQ
			Write '1' to clear this interrupt or automatically clear if the
			interrupt condition fails.

9.8.6.13 0x0038 GPADC Data Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	0x0038		Register Name: GP_DATA_INTS		
Bit	Read/Write	Default/Hex	Description		
31:2	1				
1676	resin.	ill in	CCH1_DATA_PENGDING_CT		
			Channel 1 Data Available Interrupt Status		
1	R/W1C	0x0	0: No Pending IRQ		
*	R/ WIC		1: Channel 1 Data Available Pending IRQ		
			Write '1' to clear this interrupt or automatically clear if the		
			interrupt condition fails.		
			CHO_DATA_PENGDING		
		0x0	Channel O Data Available Interrupt Status		
0	D /\\/1 C		0: No Pending IRQ		
U	R/W1C		1: Channel 0 Data Available Pending IRQ		
			Write '1' to clear this interrupt or automatically clear if the		
			interrupt condition fails.		

9.8.6.14 0x0040 GPADC CH0 Compare Data Register (Default Value: 0x0BFF_0400)

Offset: 0x0040			Register Name: GP_CH0_CMP_DATA
Bit	Read/Write	Default/Hex	Description
31:28	/	1	/
27:16	R/W	0xBFF	CH0_CMP_HIG_DATA
27.10			Channel 0 Voltage High Value
15:12	/	1	/
11.0	R/W	0x400	CH0_CMP_LOW_DATA
11:0			Channel 0 Voltage Low Value



9.8.6.15 0x0044 GPADC CH1 Compare Data Register (Default Value: 0x0BFF_0400)

Offset: 0x0044			Register Name: GP_CH1_CMP_DATA
Bit	Read/Write	Default/Hex	Description
31:28	/	/	1
27:16	R/W	0xBFF	CH1_CMP_HIG_DATA Channel 1 Voltage High Value
15:12	/	/	1
11:0	R/W	0x400	CH1_CMP_LOW_DATA Channel 1 Voltage Low Value

9.8.6.16 0x0080 GPADC CH0 Data Register (Default Value: 0x0000_0000)

Offset: 0x0080			Register Name: GP_CH0_DATA
Bit	Read/Write	Default/Hex	Description
31:12	1	1	/
11:0	R	0x000	GP_CH0_DATA
	"	00000	Channel 0 Data

9.8.6.17 0x0084 GPADC CH1 Data Register (Default Value: 0x0000_0000)

Offset: 0x0084		Register Name: GP_CH1_DATA					
Bit	Read/Write	Default/Hex	Description	"MLACSI"	"My Acall	"MACSIL	"Mycoli
31:12	1	1	/	•	•	•	
11:0 R	D	0x000	GP_CH1_DATA				
	l n		Channel 1 Data				







Copyright © Allwinner Technology Co., Ltd. All Rights Reserved.



9.9 **TPADC**

9.9.1 Overview

> The Touch Panel ADC (TPADC) is a 4-wire resistive touch screen controller, including a 12-bit SAR type A/D converter.

The TPADC has the following features:

- 12 bit SAR type A/D converter
- Configurable sample frequency up to 750 kHz
- One 32x12 FIFO for storing A/D conversion result
- Supports DMA slave interface
- Supports 4-wire resistive touch panel input detection
 - Supports pen down detection with programmable sensitivity
 - Supports single touch coordinate measurement
 - Supports dual touch detection
 - Supports touch pressure measurement with programmable threshold
 - Supports median and averaging filter for noise reduction
 - Supports X and Y coordinate exchange function
- Supports Aux ADC with up to 4 channels

9.9.2 **Functional Description**

9.9.2.1 **External Signals**

The following table describes the external signals of the TPADC.

Table 9-30 TPADC External Signals

Signal	Description	Туре
TP-X1	Touch Panel X1 Input	Al
TP-X2	Touch Panel X2 Input	Al
TP-Y1	Touch Panel Y1 Input	Al
TP-Y2	Touch Panel Y2 Input	Al



9.9.2.2 Single-ended Mode and Differential Mode

My YCSI


The controller is a typical type of successive approximation ADC (SAR ADC) which contains a sample/hold, analog-to-digital conversion, serial data output functions.

Mycs

The analog inputs (X+, X-, Y+, Y-) enter the ADC through the control register, the ADC can work in single-ended or differential mode. Selecting Aux ADC should work in single-ended mode; for a touch screen application, it works in a differential mode, which can effectively eliminate the impact on conversion accuracy caused by the parasitic resistance of the driver switch and external interference.

Figure 9-73 shows TPADC Single-Ended Mode for the measurement of Aux, using the 1.8 V reference source as the ADC reference voltage.

Figure 9-73 TPADC Single-Ended Mode for AUX ADC









Figure 9-74 shows TPADC differential mode for the measurement of X/Y/Z coordinate of Touch Panel. The advantage of differential mode: +REF and -REF can directly input to the Y+ and Y-(or X+ and X-), which can eliminate the measurement error of X+/X-(or Y+/Y-) because of the switch on resistance. The disadvantage is that: both the sample or conversion process, the driver will need to be enabled. Compared with single-ended mode, the power consumption increases.

<u>___</u>




Figure 9-74 TPADC Differential Mode for Touch Panel



9.9.2.3 Single Touch Measurement

The following figure shows the operation principle of the single touch X-Coordinate measurement.

Figure 9-75 Single Touch X-Coordinate Measurement for Touch Panel



For an X coordinate measurement, the X+ pin is internally switched to VCC_REF and X- to GND. The X plate becomes a potential divider, and the voltage at the point of contact is proportional to its X co-ordinate. This voltage is measured on the Y+, which carries no current (hence there is no voltage drop in RY+ or RY-). Due to the ratio metric measurement method, the supply voltage does not affect measurement accuracy. The voltage



references VREF+ and VREF- are taken from after the matrix switches, so that any voltage drop in these switches has no effect on the ADC measurement.


Y coordinate measurements are similar to X coordinate measurements, with the X and Y plates interchanged.

MYC3

9.9.2.4 Dual Touch Measurement

In single touch mode, it only needs to test X+ and Y+ signals. But in dual touch mode, it needs to test X+, X-, Y+, and Y- signals. The following figure shows the operation principle of dual touch detection for touch panel.

Figure 9-76 Dual Touch Detection for Touch Panel



For X coordinates measurement, the X+ pin is internally switched to 3 V and X- to GND. The controller needs to test Y+ and Y-, Y coordinates measurement is similar. And record $\Delta X=|X+-X-|$, $\Delta Y=|Y+-Y-|$. In practice, we can set a threshold. If ΔX or ΔY greater than the threshold, we consider it as a dual touch, otherwise as a single touch.


"MCSIL

9.9.2.5 Touch Pressure Measurement

The pressure applied to the touch screen by a pen or finger to filter unavailable can also be measured by the controller using some simple calculations. The contact resistance between the X and Y plates is measured, which provides a good indication of the size of the depressed area and the applied pressure. And the value of this resistance (R_{touch}) can be calculated using two different methods.



Figure 9-77 Touch Pressure Measurement for Touch Panel



(1) First Method

The first method requires the user to know the total resistance of the X plate tablet (RXPLATE). Three touch screen conversions are required: measurement of the X position, X_{POSITION}(Y+ input); measurement of the X+ input with the excitation voltage applied to Y+ and X- (Z1 measurement); and measurement of the Yinput with the excitation voltage applied to Y+ and X- (Z2 measurement). These three measurements are illustrated in following Figure. The controller have two special ADC channel settings to configure the X and Y switches for the Z1 and Z2 measurements and store the results in the Z1 and Z2 result registers. The touch resistance (R_{TOUCH}) can then be calculated using the following equation.

$$R_{TOUCH} = (R_{XPLATE}) \times (X_{POSITION}/4096) \times [(Z2/Z1) - 1]$$

(2) Second Method

The second method requires the user to know the resistance of the X-plate and Y-plate tablets. Three touch screen conversions are required: a measurement of the X position (X_{POSITION}), the Y position (Y_{POSITION}), and the Z1 position. The following equation also calculates the touch resistance (R_{TOUCH}).


$$R_{TOUCH} = R_{XPLATE} \times (X_{POSITION}/4096) \times [(4096/Z1) - 1] - R_{YPLATE} \times [1 - (Y_{POSITION}/4096)]$$

9.9.2.6 **Pen Down Detection**

Pen down detection is used as an interrupt to the host. RIRQ is an internal pull-up resistor with a programmable value from 6 k Ω to 96 k Ω (default 48 k Ω).



Figure 9-78 Pen Down Detection for Touch Panel



The pen down IRQ output is pulled high by an internal pull-up. In the pen down detection, the Y- driver is enabled and connected to GND, and the pen down IRQ output is connected to the X+ input. When the panel is touched, the X+ input is pulled to ground through the touch screen, and the pen down IRQ output goes low because of the current path through the panel to GND, initiating an interrupt to the processor.

During the measurement cycle for X-, Y-, and Z-position, the X+ input is disconnected from the pen down IRQ pull-down transistor to eliminate any pull-up resistor leakage current from flowing through the touch screen, thus causing no errors.

9.9.2.7 Median and Averaging Filter

Touch screens are composed of two resistive layers, normally placed over an LCD screen. Because these layers are in close proximity to the LCD screen, noise can be coupled from the screen onto these resistive layers, causing errors in the touch screen positional measurements.

The controller contain a filtering block to process the data and discard the spurious noise before sending the information to the host. The purpose of this block is not only the suppression of noise; the on-chip filtering also greatly reduces the host processing loading.

The processing function consists of two filters that are applied to the converted results: the median filter and the averaging filter. The median filter suppresses the isolated out-of-range noise and sets the number of measurements to be taken. These measurements are arranged in a temporary array, where the first value is the smallest measurement and the last value is the largest measurement. Then the averaging filter size determines the number of values to average. There are four choices which is configured by TP_CTRL3 register (bit 1 and bit 0) to filtrate the ADC sampling data.

Figure 9-79 Median and Averaging Filter Size

Bit1	Bit0	Averaging Filter Size	Median Filter Size
0	0	2	4

WHYCS!


MACC



Bit1	Bit0	Averaging Filter Size	Median Filter Size
0	1	3	5
in In	o while	4 while while	81/20 Myles Myles
1	1	8	16

Example: In this example, the bit[1:0] of TP_CTRL_REG3 is configured as 2'b11. So the median filter has a window size of 16. This means that 16 measurements are taken and arranged in descending order in a temporary array. The averaging window size in this example is 8. The output is the average of the middle eight values of the 16 measurements taken with the median filter.

Figure 9-80 Median and Averaging Filter Example



9.9.3 **Register List**

Module Name	Base Address
TPADC	0x02009C00

Register Name	Offset	Description
TP_CTRL_REG0	0x0000	TP Control Register 0
TP_CTRL_REG1	0x0004	TP Control Register 1
TP_CTRL_REG2	0x0008	TP Control Register 2
TP_CTRL_REG3	0x000C	TP Control Register 3
TP_INT_FIFO_CTRL_REG	0x0010	TP Interrupt FIFO Control Register
TP_INT_FIFO_STAT_REG	0x0014	TP Interrupt FIFO Status Register



Register Name		Offset		Description	
TP_CALI_DATA_REG	200	0x001C	200	TP Calibration Data Register	2
TP DATA REG	:7400	0x0024	://50	TP Data Register	:2/50

9.9.4 Register Description

9.9.4.1 0x0000 TP Control Register 0 (Default Value:0x0F80_0000)

Offset:	Offset: 0x0000		Register Name: TP_CTRL0
Bit	Read/Write	Default/Hex	Description
		C 30	ADC_FIRST_DLY
31:24	R/W	0xF	ADC First Convert Delay Time (T_FCDT) Setting
31.24	Ity VV	OXI	Based on ADC first convert delay mode select (Bit 23)
200	Tie	On of	T_FCDT = ADC FIRST DLY * ADC FIRST DLY MODE
MUACO	rity's	Myo Why	ADC_FIRST_DLY_MQDE
23	R/W	0x1	ADC First Convert Delay Mode Select
23	ITY VV	OXI	0: CLK_IN/16
			1: CLK_IN/16*256
22	1	1	
			ADC_CLK_DIVIDER
			ADC Clock Divider (CLK_IN)
21:20	R/W	0.0	00: CLK/2
21:20	K/VV	0x0	01: CLK/3
			10: CLK/6
			11: CLK/1
			FS_DIV
WACSE	"HACSIL	mycar "myca"	ADC Sample Frequency Divider
1,		10	0000: CLK_IN/2 ⁽²⁰⁻⁰⁾
19:16	R/W	0x0	0001: CLK_IN/2 ⁽²⁰⁻¹⁾
			0010: CLK_IN/2 ⁽²⁰⁻²⁾
			1111: CLK_IN/2 ⁽²⁰⁻¹⁵⁾
			TACQ
15:0	R/W	0x0	Touch panel ADC acquire time
			CLK_IN/(16*(N+1))

WHYCAN

My Car



9.9.4.2 0x0004 TP Control Register 1 (Default Value:0x0000_0101)

			<	\
	. 0	-9	δ	
	1	\sim		
N,	١.)		

Offset:	0x0004	"MACSIL	Register Name: TP_CTRL_REG1
Bit	Read/Write	Default/Hex	Description
31:20	/	/	1
			STYLUS_UP_DEBOUNCE
			Stylus Up De-bounce Time Setting
19:12	R/W	0x0	0x00: 0
			10
			0xFF: 2N*(CLK_IN/16*256)
11:10	1	1	1
		1	STYLUS_UP_DEBOUCE_EN
9	R/W	0x0	Stylus Up Debounce Function Select
		OXO .	0: Disable
Mican	with teg.	will be a	Tenable were made made made
			CHOPPER_EN
			T-sensor Chopping Enable
8	8 R/W	0x1	0: Disable
			1: Enable
			This field is not used when there is no T-sensor in TPADC
	- 4		TOUCH_PAN_CALI_EN
7	R/W	0x0	Touch Panel Calibration
			1: Start calibration, it is cleared to 0 after calibration
			TP_DUAL_EN
6	R/W	0x0	Touch Panel Double Point Enable 0: Disable
20	20	~	1/Enable
May Con	NH4C81	With Co.	May May May May
			TP_EN. TP Function Enable
5 R/W	0x0	0: Disable	
			1: Enable
			TP_MODE_SELECT.
			Touch Panel Mode and Auxiliary ADC Mode Select
4	R/W	0x0	0: TP
			1: Auxiliary ADC
L	l	l	

,car



Offset	t: 0x0004		Register Name: TP_CTRL_REG1
Bit	Read/Write	Default/Hex	Description & S
All I	MA	il il	ADC_CHAN3_SELECT AND
3	R/W	0x0	Analog Input Channel 3 Select
3	K/W	UXU	0: Disable
			1: Enable
			ADC_CHAN2_SELECT
2	D /\A/	0×0	Analog Input Channel 2 Select
2	R/W 0x0	UXU	0: Disable
			1: Enable
		630	ADC_CHAN1_SELECT
1	R/W	0x0	Analog Input Channel 1 Select
1	N/ VV	UXU	0: Disable
			1: Enable
My Acq.	with teg.	Ni Yes	ADC_CHANO_SELECT IN
0	R/W	0x1	Analog Input Channel 0 Select
	IV VV	OXI	0: Disable
			1: Enable

CHANO-3 can be selected at the same time. If N channel is selected, each channel has 1/N full speed of the ADC. If only one channel is selected, it has the full conversion rate. CHANO-3 correspond to TP_YN, TP_YP, TP_XN, TP_XP.

9.9.4.3 0x0008 TP Control Register 2 (Default Value:0x8000_0FFF)

Offset:	0x0008	0	Register Name: TP_CTRL_REG2			
Bit	Read/Write	Default/Hex	Description	MyCall	MHCgi	Mylo
			TP_SENSITIVE_ADJUST			
		0x8	Internal Pull-up Resistor Conti	rol		
21.20	1:28 R/W		0000: least sensitive			
31.20						
			1111: most sensitive			
			This field is used to adjust sen	sitivity of pen	down detecti	on.

MYCS

MHCS



Offset:	0x0008		Register Name: TP_CTRL_REG2
Bit	Read/Write	Default/Hex	Description & A
N. J.	in	in him	TP_FIFO_MODE_SELECT NO
			TP FIFO Access Data Mode Select
			00: FIFO store X1,Y1 data for single touch no pressure mode
			01: FIFO store X1,Y1, Δ X, Δ Y data for dual touch no pressure mode
			10: FIFO store X1,Y1, X2,Y2 data for dual touch no pressure mode
			11: FIFO store X1,Y1, X2,Y2,Z1,Z2 data for dual touch and pressure
			mode
27:26	R/W	0x0	The ADC output data in single touch mode can store in FIFO with
			TP_FIFO_MODE_SELECT configured as 01,10,11. But the data ΔX ,
		64	ΔY is theoretically equal to X1,Y1, and X2,Y2 is equal to 0.
			When PRE_MEA_EN is set and TP_FIFO_MODE_SELECT is not
		in the second se	configured as 2'b11, X and Y data will not be stored unless x1*(z2-
Mican	ultycath		z1)/z1 < PRE_MEA_THRE_CNT.
	Miles		Z data will always be zero when TP_FIFO_MODE_SELECT is
			configured as 2'b11 but PRE_MEA_EN is not set.
25	1	1	1
			PRE_MEA_EN
24	D //A/	00	TP Pressure Measurement Enable Control
24	R/W	0x0	0: Disable
	- 1		1: Enable
			PRE_MEA_THRE_CNT
	- 1		TP Pressure Measurement Threshold Control
23:0	R/W	0xFFF	0x000000:least sensitive
			0xFFFFFF: most sensitive
"ICSIL	wear.	WC8L	This field is used to adjust sensitivity of fouch.

9.9.4.4 0x000C TP Control Register 3 (Default Value:0x0000_0001)

Offset:	Offset: 0x000C		Register Name: TP_CTRL_REG3
Bit	Read/Write	Default/Hex	Description
31:3	/	1	/
		0.0	FILTER_EN
2	2 0 / 14/		Filter Enable
2 R/W	0x0	0: Disable	
			1: Enable



Offset	t: 0x000C		Register Name: TF	CTRL_REG3			
Bit	Read/Write	Default/Hex	Description	783.	782.	1831	JPS J
Med and a second	in	in the	FILTER_TYPE	M	Pilip	No.	MA
			Filter Type				
1:0	D /\\	0.4	00: 4/2				
1:0	R/W	0x1	01: 5/3	1			
			10: 8/4		16		
			11: 16/8	~			

9.9.4.5 0x0010 TP Interrupt& FIFO Control Register (Default Value:0x0000_0F00)

Offset:	Offset: 0x0010		Register Name: TP_INT_FIFO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:18	/ withico	Miles i	A MAG MING MAG
17	R/W	0x0	TP_OVERRUN_IRQ_EN TP FIFO Overrun IRQ Enable 0: Disable 1: Enable
16	R/W	0x0	TP_DATA_IRQ_EN TP FIFO Data Available IRQ Enable 0: Disable 1: Enable
15:14	1	1	1/
13	R/W	0x085	TP_DATA_XY_CHANGE TP FIFO X,Y Data Interchange Function Select O: Disable Market Mar
12:8	R/W	OxF	TP_FIFO_TRIG_LEVEL TP FIFO Data Available Trigger Level Interrupt and DMA request trigger level for TP or Auxiliary ADC Trigger Level = TXTL + 1
7	R/W	0x0	TP_DATA_DRQ_EN TP FIFO Data Available DRQ Enable 0: Disable 1: Enable
6:5	/	1	/



Offset	t: 0x0010		Register Name: TP_INT_FIFO_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
M.	Kin	in his	TP_FIFO_FEUSH ME ME ME
4	R/WAC	0x0	TP FIFO Flush
			Write '1' to flush TX FIFO, self clear to '0'
3:2	1	/	1
			TP_UP_IRQ_EN
	D //A/		Touch Panel Last Touch (Stylus Up) IRQ Enable
1	R/W	0x0	0: Disable
			1: Enable
		C.Y	TP_DOWN_IRQ_EN
) R/W		Touch Panel First Touch (Stylus Down) IRQ Enable
0		0x0	0: Disable
200	100		1: Enable

9.9.4.6 0x0014 TP Interrupt& FIFO Status Register (Default Value:0x0000_0000)

Offset: 0x0014			Register Name: TP_INT_FIFO_STAT_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	1	
			FIFO_OVERRUN_PENDING
			TP FIFO Overrun IRQ pending
17	R/W1C	0x0	0: No Pending IRQ
17	10,0016	OXO	1: FIFO Overrun Pending IRQ
	0		Write '1' to clear this interrupt or automatically clear if interrupt
Mesi	"HACSI.	Mycal.	condition fails.
			FIFO_DATA_PENDING
			TP FIFO Data Available Pending Bit
16	R/W1C	0x0	0: NO Pending IRQ
10	1, 11	ONO	1: FIFO Available Pending IRQ
			Write '1' to clear this interrupt or automatically clear if FIFO
			flushed.
15:14	/	/	/
12.0	D		RXA_CNT
13:8 R	0x0	TP FIFO Available Sample Word Counter	
7:3	/	1	/

MHYCO



Offset	0x0014		Register Name: TP_INT_FIFO_STAT_REG
Bit	Read/Write	Default/Hex	Description
W.	illy	ik i	TP_IDLE_FEG ME ME ME ME
2	R	0x0	Touch Panel Idle Flag
2	K	OXO	0: idle
			1: not idle
			TP_UP_PENDING
			Touch Panel Last Touch (Stylus Up) IRQ Pending bit
1	R/W1C	0x0	0: No IRQ
1	II, WIE	ONO	1: IRQ Writing 1 to the bit clears it and its corresponding interrupt if t
		6	
		1-1	interrupt is enabled.
			TP_DOWN_PENDING
			Touch Panel First Touch (Stylus Down) IRQ Pending bit
KO Carl	R/W1C	0x0	O. No IRQ Mari
	11/4/10	QXO	1: IRQ
			Writing 1 to the bit clears it and its corresponding interrupt if the
			interrupt is enabled.

9.9.4.7 0x001C TP Calibration Data Register (Default Value:0x0000_0800)

Offset: 0x001C			Register Name: TP_CALI_DATA_REG
Bit	Read/Write Default/Hex		Description
31:12	1	1	//
			TP_CDAT
11:0	R/W	0x800	TP Common Data
MAN	MAGS	WHYCO W	It is used to adjust the tolerance of the internal ADC.

9.9.4.8 0x0024 TP Data Register (Default Value:0x0000_0000)

In touch panel mode, the data stored in this register bases on TP_FIFO_MODE_SELECT. In Auxiliary ADC mode, the data stored in this register bases on ADC_CHAN_SELECT. If four channels are enabled, FIFO will access the input data in successive turn (ADC_CHAN0 -> ADC_CHAN1 -> ADC_CHAN2 -> ADC_CHAN3). If only two or three channels are selected, such as ADC_CHAN0 and ADC_CHAN3, firstly ADC_CHAN0 input data is accessed, then ADC_CHAN3 input data.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.





Offset: 0x0024			Register Name: TP_DATA_REG
Bit	Read/Write	Default/Hex	Description & S
31:12	1 11/19	i Prig	Charles May May May May
			TP_DATA
11:0	R	0x0	Touch Panel X, Y data or Auxiliary analogy input data converted by the internal ADC.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.10 **LRADC**

9.10.1 Overview

The low rate analog-to-digital converter (LRADC) can convert the external signal into a certain proportion of digital value, to realize the measurement of analog signal, which can be applied to power detection and key detection.

The LRADC has the following features:

- 6-bit sampling resolution and 5-bit precision
- Sample rate up to 2 kHz
- Supports hold Key and general Key
- Supports normal, continuous and single working mode
- Power supply voltage: AVCC, and power reference voltage: 0.75*AVCC, analog input and detected voltage range: 0 to 1.266 V
- Supports interrupt


NOTE

The LRADC has a 6-bit resolution, 1-bit offset error, and 1-bit precision error. After the LRADC calibrates 1bit offset error, the LRADC has 5-bit precision.

9.10.2 Block Diagram

Figure 9-81 shows the block diagram of the LRADC.

Figure 9-81 LRADC Block Diagram





9.10.3 Functional Description

"ACSIL

MYCSI

MYCSI

MYCan

MYCan

WASSU

9.10.3.1 External Signals

The following table describes the external signals of the LRADC. The LRADC pin is the analog input signal.

Table 9-31 LRADC External Signals

Signal	Description	Туре
LRADC	Analog Input Channel0	AI

9.10.3.2 Clock Sources

The LRADC has one clock source. The following table describes the clock source for LRADC.

Table 9-32 LRADC Clock Sources

Clock Sources	Description
LOSC	32.768 kHz LOSC

9.10.3.3 LRADC Working Mode

Normal Mode

The LRADC gathers 8 samples, the average value of these 8 samples is updated in the data register, and the data interrupt sign is enabled. It is sampled repeatedly according to this mode until the LRADC is disabled.

Continuous Mode

The LRADC gathers 8 samples every other 8*(N+1) sample cycle. The average value of every 8 samples is updated in the data register, and the data interrupt sign is enabled. (N is defined in the bit[19:16] of LRADC_CTRL).

• Single Mode

The LRADC gathers 8 samples, and the average value of these 8 samples is updated in the data register, and the data interrupt sign is enabled at the same time, then the LRADC stops sample.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




9.10.3.4 Interrupt

Each LRADC channel has five interrupt sources and five interrupt enable controls.







When the input voltage is between LEVEL A (1.35V) and LEVEL B (control by the bit[5:4] of LRADC CTRL), the IRQ1 can be generated. When the input voltage is lower than LEVEL B, the IRQ2 can be generated.

If the controller receives IRQ1 and does not receive IRQ2 at the same time, then the controller will generate Hold Key Pending, otherwise Data IRQ Pending.

The Hold KEY usually is used for the self-locking key. When the self-locking key holds a locking status, the controller receives the IRQ2, then the controller will generate Already Hold Pending.

9.10.3.5 Calculation Formula

Calculation formula: LRADC_DATA = Vin/V_{REF}*63, V_{REF}=1.35 V

9.10.4 Programming Guidelines

9.10.4.1 Normal Detecting

Perform the following steps for normal detecting mode:

- **Step 1** Configure <u>LRADC_BGR_REG[LRADC_GATING]</u> to 0 to disable the clock of LRADC.
- **Step 2** Configure <u>LRADC_BGR_REG[LRADC_RST]</u> to 1 to deassert the reset of LRADC.
- **Step 3** Configure LRADC BGR REG[LRADC GATING] to 1 to enable the clock of LRADC.
- **Step 4** Configure <u>LRADC_CTRL</u>[LRADC_SAMPLE_RATE] to set the appropriate sampling frequency.
- **Step 5** Configure <u>LRADC_CTRL</u>[LEVELB_VOL] to set the appropriate voltage threshold.









- Step 6 Configure LRADC_CTRL[FIRST_CONVER_DLY] and LRADC_CTRL[LEVELA_B_CNT] to set the appropriate debounce value.
- Step 7 Configure LRADC CTRL[LRADC_HOLD_KEY_EN] to 1.
- **Step 8** Configure <u>LRADC_CTRL</u>[KEY_MODE_SELECT] to 0 to set the normal mode.
- **Step 9** Configure **LRADC_INTC** to enable the corresponding interrupt.
- Step 10 Configure LRADC_CTRL[LRADC_HOLD_KEY_EN] to 1.
- **Step 11** Read the corresponding key voltage value from <u>LRADC DATA</u> when the CPU receives the LRADC interrupt.

9.10.4.2 Single Detecting

Perform the following steps for the single detecting mode:

- Step 1 Configure LRADC BGR_REG[LRADC_GATING] to 0 to disable the clock of LRADC.
- Step 2 Configure <u>LRADC_BGR_REG[LRADC_RST]</u> to 1 to deassert the reset of LRADC.
- **Step 3** Configure <u>LRADC_BGR_REG[LRADC_GATING]</u> to 1 to enable the clock of LRADC.
- **Step 4** Configure **LRADC CTRL**[LRADC SAMPLE RATE] to set the appropriate sampling frequency.
- **Step 5** Configure LRADC CTRL[LEVELB_VOL] to set the appropriate voltage threshold.
- **Step 6** Configure <u>LRADC_CTRL</u>[FIRST_CONVER_DLY] and <u>LRADC_CTRL</u>[LEVELA_B_CNT] to set the appropriate debounce value.
- Step 7 Configure LRADC CTRL[LRADC_HOLD_KEY_EN] to 1.
- Step 8 Configure LRADC_CTRL[KEY_MODE_SELECT] to 1 to set the single mode.
- Step 9 Configure LRADC_INTC to enable the corresponding interrupt.
- **Step 10** Configure **LRADC** CTRL[LRADC_HOLD_KEY_EN] to 1.
- **Step 11** Read the corresponding key voltage value from <u>LRADC DATA</u> when the CPU receives the LRADC interrupt.

9.10.4.3 Continuous Detecting

Perform the following steps for continuous detecting mode:

- **Step 1** Configure <u>LRADC_BGR_REG[LRADC_GATING]</u> to 0 to disable the clock of LRADC.
- **Step 2** Configure <u>LRADC_BGR_REG[LRADC_RST]</u> to 1 to deassert the reset of LRADC.



- **Step 3** Configure <u>LRADC_BGR_REG[LRADC_GATING]</u> to 1 to enable the clock of LRADC.
- Step 4 Configure LRADC_CTRL[LRADC_SAMPLE_RATE] to set the appropriate sampling frequency.
- **Step 5** Configure <u>LRADC_CTRL</u>[LEVELB_VOL] to set the appropriate voltage threshold.
- **Step 6** Configure <u>LRADC_CTRL</u>[FIRST_CONVER_DLY] and <u>LRADC_CTRL</u>[LEVELA_B_CNT] to set the appropriate debounce value.
- Step 7 Configure LRADC CTRL[LRADC_HOLD_KEY_EN] to 1.
- Step 8 Configure <u>LRADC_CTRL</u>[KEY_MODE_SELECT] to 2 to set the continuous mode, and configure <u>LRADC_CTRL</u>[CONTINUE_TIME_SELECT] to set a sampling interval.
- **Step 9** Configure **LRADC_INTC** to enable the corresponding interrupt.
- Step 10 Configure LRADC CTRL[LRADC_HOLD_KEY_EN] to 1.
- Step 11 Read the corresponding key voltage value from LRADC DATA when the CPU receives the LRADC interrupt.

9.10.5 Register List

Module Name	Base Address
LRADC	0x02009800

Register Name	Offset	Description
LRADC_CTRL	0x0000	LRADC Control Register
LRADC_INTC	0x0004	LRADC Interrupt Control Register
LRADC_INTS	0x0008	LRADC Interrupt Status Register
LRADC_DATA	ох000С ^М ед	LRADC Data Register

9.10.6 Register Description

9.10.6.1 0x0000 LRADC Control Register (Default Value: 0x0100_0168)

Offset: 0x0000			Register Name: LRADC_CTRL
Bit	Read/Write Default/Hex		Description
			FIRST_CONVERT_DLY
31:24	R/W	0x1	ADC First Convert Delay Setting
			ADC conversion is delayed by n samples.



Offset:	0x0000		Register Name: LRADC_CTRL
Bit	Read/Write	Default/Hex	Description & A
23:20	1 white	in the	of the the the the
			CONTINUE_TIME_SELECT
19:16	R/W	0x0	Continuous Mode Time Select
			One of 8*(N+1) sample as a valuable sample data.
15:14	/	/	
			KEY_MODE_SELECT
			Key Mode Select
13:12	R/W	0x0	00: Normal Mode
		C30	01: Single Mode
		*1	10: Continuous Mode
		\mathcal{I}	LEVELA_B_CNT
11:8	R/We ^{al}	0x1	Level A to Level B time threshold select
167.0	nice of	il il	Judge the ADC convert value from level A to level B in n+1
			samples.
			LRADC_HOLD_KEY_EN
7	R/W	0x0	LRADC Hold KEY Enable
'	1977	OAO	0: Disable
			1: Enable
			LRADC_CHANNEL_EN
6	R/W	0x1	LRADC Channel Enable
	.,	O/L	0: Disable
		l .	1; Enable
			LEVELB_VOL
	~		Level B Corresponding Data Value Setting (the real voltage value)
5:4	R/W	0x2 4	00: Reserved of White Million White Million
			01: 0x39 (1.221 V)
			10: 0x36 (1.157 V)
			11: 0x33 (1.093 V)
			LRADC_SAMPLE_RATE
	R/W		LRADC Sample Rate
3:2		0x2	00: 2 kHz
			01: 1 kHz
			10: 500 Hz
			11: 250 Hz
1	/	/	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



My Car

Offset	:: 0x0000		Register Name: LR	ADC_CTRL			
Bit	Read/Write	Default/Hex	Description	783.	183.	1832	Jes.
My.	No.	in the	LRADC_EN	No.	illy	iki	MA
	D /\\/	0x0	LRADC Enable				
0	R/W		0: Disable				
			1: Enable				

9.10.6.2 0x0004 LRADC Interrupt Control Register (Default Value: 0x0000_0000)

Offse	Offset: 0x0004		Register Name: LRADC_INTC
Bit	Read/Write	Default/Hex	Description
31:5	/	1	1
Mycer 4	R/W	0x0	ADCO_KEYUP_IRQ_EN ADCO Key Up IRQ Enable 0: Disable 1: Enable
			ADCO_ALRDY_HOLD_IRQ_EN
	D 1011	0x0	ADCO Already Hold Key IRQ Enable
3	R/W		0: Disable
			1: Enable
		0x0	ADC0_HOLD_IRQ_EN
2	R/W		ADC0 Hold Key IRQ Enable
			0: Disable
			1: Enable
,car	Call	OxO M	ADCO_KEYDOWN_EN ADCO Key Down Enable
1	R/W		0: Disable
			1: Enable
			ADCO_DATA_IRQ_EN
0	R/W	0x0	ADC0 Data IRQ Enable
	ny vv	UXU	0: Disable
			1: Enable

Mesu

MA



9.10.6.3 0x0008 LRADC Interrupt Status Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0008		Register Name: LRADC INTS
Bit	Read/Write	Default/Hex	Description
31:5	/	/	1
4	R/W1C	0x0	ADCO_KEYUP_PENDING ADCO Key up Pending Bit When the general key is pulled up, and the corresponding interrupt is enabled, the status bit is set. O: No IRQ 1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.
3	R/W1C	OxO	ADCO_ALRDY_HOLD_PENDING ADCO Already Hold Pending Bit When the hold key is pulled down and the general key is pulled down, and the corresponding interrupt is enabled. O: No IRQ 1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.
2	R/W1C	OxO	ADCO_HOLDKEY_PENDING ADCO Hold Key Pending Bit When the hold key is pulled down, and the corresponding interrupt is enabled, the status bit is set and the interrupt line is set. O: NO IRQ 1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.
1	R/W1C	0x0	ADCO_KEYDOWN_PENDING ADCO Key Down IRQ Pending Bit When the general key is pulled down, and the corresponding interrupt is enabled, the status bit is set and the interrupt line is set. O: No IRQ 1: IRQ Pending Writing 1 to the bit will clear it and its corresponding interrupt if the interrupt is enabled.

"WACSI



.85					
35					
.68				,	_
.0.0.			/	J	Ĺ
		. (~`.		٠,

Offset:	0x0008		Register Name: LRADC_INTS
Bit	Read/Write	Default/Hex	Description
My.	in	in his	ADCO_DATA_PENDING
			ADCO Data IRQ Pending Bit
0	R/W1C	0x0	0: No IRQ
0			1: IRQ Pending
			Writing 1 to the bit will clear it and its corresponding interrupt if
			the interrupt is enabled.

9.10.6.4 0x000C LRADC Data Register (Default Value: 0x0000_003F)

Offset:	0x000C	277	Register Name: LRADC_DATA
Bit	Read/Write	Default/Hex	Description
31:6	/ whitest	Mycon W	The whole whole whole whole
5:0	D	0x3F	LRADC_DATA
3.0	:0 R	UXSF	LRADC Data



, wear

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.11 PWM

9.11.1 Overview

The Pulse Width Modulation (PWM) module can output the configurable PWM waveforms and measure the external input waveforms.

The PWM has the following features:

- Supports 8 independent PWM channels (PWM0 to PWM7)
 - Supports PWM continuous mode output
 - Supports PWM pulse mode output, and the pulse number is configurable
 - Output frequency range: 0 to 24 MHz or 100 MHz
 - Various duty-cycle: 0% to 100%
 - Minimum resolution: 1/65536
- Supports 4 complementary pairs output
 - PWM01 pair (PWM0 + PWM1), PWM23 pair (PWM2 + PWM3), PWM45 pair (PWM4 + PWM5), PWM67 pair (PWM6 + PWM7)
 - Supports dead-zone generator, and the dead-zone time is configurable
- Supports 4 group of PWM channel output for controlling stepping motors
 - Supports any plural channels to form a group, and output the same duty-cycle pulse
 - In group mode, the relative phase of the output waveform for each channel is configurable
- Supports 8 channels capture input
 - Supports rising edge detection and falling edge detection for input waveform pulse
 - Supports pulse-width measurement for input waveform pulse

9.11.2 Block Diagram

The PWM includes multi PWM channels. Each channel can generate different PWM waveform by the independent counter and duty-ratio configuration register. Each PWM pair shares one group of clock and dead-zone generator to generate PWM waveform.












Figure 9-83 PWM Block Diagram



Each PWM pair consists of 1 clock module, 2 timer logic module, and 1 programmable dead-zone generator.

9.11.3 Functional Description

9.11.3.1 External Signals

The following table describes the external signals of the PWM.

Table 9-33 PWM External Signals

Signal	Description	Туре
PWM0	Pulse Width Module Channel0	1/0
PWM1	Pulse Width Module Channel1	1/0
PWM2	Pulse Width Module Channel2	1/0/201 1/0/201
PWM3	Pulse Width Module Channel3	1/0
PWM4	Pulse Width Module Channel4	1/0
PWM5	Pulse Width Module Channel5	1/0
PWM6	Pulse Width Module Channel6	1/0
PWM7	Pulse Width Module Channel7	1/0

9.11.3.2 Typical Application

Suitable for display device, such as LCD

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




• Suitable for electric motor control

Net Which
9.11.3.3 Clock Controller

Using PWM01 as an example. The other PWM pairs are the same as PWM01.

Figure 9-84 PWM01 Clock Controller Diagram



The clock controller of each PWM pair includes clock source select (<u>PWM01 CLK SRC</u>), 1~256 scaler (<u>PWM01 CLK DIV M</u>). Each PWM channel has the secondary frequency division (<u>PWM PRESCAL K</u>), clock source bypass (<u>PWMx CLK BYPASS</u>) and clock switch (<u>PWMx CLK GATING</u>).

The clock sources have HOSC and APB0. The HOSC comes from the external high-frequency oscillator; the APB0 is APB0 bus clock.

The bypass function of the clock source is that the clock source directly accesses PWM output, the PWM output waveform is the waveform of the clock controller output. The BYPASS gridlines in the above figure indicate the bypass function of the clock source, see Figure 9-85 for the details about implement. At last, the output clock of the clock controller is sent to the PWM logic module.

9.11.3.4 PWM Output

Taking PWM01 as an example, Figure 9-85 indicates the PWM01 output logic diagram. The logic diagrams of other PWM pairs are the same as PWM01.

The timer logic module of PWM consists of one 16-bit up-counter (<u>PCNTR</u>) and three 16-bit parameters (<u>PWM ENTIRE CYCLE</u>, <u>PWM ACT CYCLE</u>, <u>PWM COUNTER START</u>). The <u>PWM ENTIRE CYCLE</u> is used to

: VCSI

Mesi



control the PWM cycle, the <u>PWM_ACT_CYCLE</u> is used to control the duty-cycle, the <u>PWM_COUNTER_START</u> is used to control the output phase (multi-channel synchronization work requirements).

The <u>PWM_ENTIRE_CYCLE</u> and the <u>PWM_ACT_CYCLE</u> support the cache load, after PWM output is enabled, the register values of the <u>PWM_ENTIRE_CYCLE</u> and the <u>PWM_ACT_CYCLE</u> can be changed anytime, the changed value caches into the cache register. When the PCNTR counter outputs a period of PWM waveform, the value of the cache register can be updated for the PCNTR control. The purpose of the cache load is to avoid the unstable PWM output waveform with the burred feature when updating the values of the <u>PWM_ENTIRE_CYCLE</u> and <u>PWM_ACT_CYCLE</u>.

The PWM supports cycle and pulse waveform output.

Cycle mode: The PWM outputs the setting PWM waveform continually, that is, the output waveform is a continuous PWM square wave.

Pulse mode: After setting the <u>PWM_PUL_NUM</u> parameter, the PWM outputs (PWM_PULNUM+1) periods of PWM waveform, that is, the waveform with several pulses are output.

PCR0 PCNTR0 PDZINTV01 PWM01_CLK_SRC_BYPASS_TO_PWM0 PCRO.PWM PRESCAL K 8-bit PWM TIMERO Dead Zone LOGIC Generator 01 prescale **PCIEO** PIS0 PWM01_CLK_SRC PWM0_EN PWM01_CLK PWM01_DZ_EN PCR1 PCNTR1 PPR1 PCR1.PWM PRESCAL K 8-bit PWM TIMER1 LOGIC prescaler PWM01_CLK_SRC_BYPASS_TO_PWM0 PIS1 PCIE1 PWM1_EN

Figure 9-85 PWM01 Output Logic Module Diagram

9.11.3.5 Up-Counter and Comparator

The period, duty-cycle, and phase of PWM output waveform are decided by the <u>PCNTR</u>, <u>PWM_ENTIRE_CYCLE</u>, <u>PWM_ACT_CYCLE</u>, and <u>PWM_COUNTER_START</u>. The rules are as follows.

- PCNTR= (PCNTR==PWM ENTIRE CYCLE)?0 : PCNTR + 1
- PCNTR starts to count by <u>PWM COUNTER START</u>, the counter of a PWM period is (PWM ENTIRE CYCLE+1).
- PCNTR > (PWM_ENTIRE_CYCLE PWM_ACT_CYCLE), output "active state"



PCNTR <= (PWM_ENTIRE_CYCLE - PWM_ACT_CYCLE), output "~ (active state)"

Active state of PWM0 channel is high level (PCR0, PWM_ACT_STA = 1)

When PCNTR0 > (PPR0. PWM_ENTIRE_CYCLE - PPR0.PWM_ACT_CYCLE), then PWM0 outputs 1 (high level).

When PCNTRO <= (PPRO. PWM_ENTIRE_CYCLE - PPRO.PWM_ACT_CYCLE), then PWMO outputs 0 (low level).

The formula of the output period and the duty-cycle for PWM are as follows.


T_{period} = (PWM01_CLK / PWM0_PRESCALE_K)⁻¹ * (PPR0.PWM_ENTIRE_CYCLE + 1)

Thigh-level = (PWM01_CLK / PWM0_PRESCALE_K)-1 * PPR0.PWM_ACT_CYCLE

T_{low-level} = (PWM01_CLK / PWM0_PRESCALE_K)⁻¹ * (PPR0.PWM_ENTIRE_CYCLE + 1 - PPR0.PWM_ACT_CYCLE)

Duty-cycle = (high level time) / (1 period time) = $T_{high-level}$ / T_{period}

Figure 9-86 PWM0 High Level Active State



Active state of PWM0 channel is low level (PCR0. PWM_ACT_STA = 0)

When PCNTRO > (PPRO.PWM_ENTIRE_CYCLE - PPRO.PWM_ACT_CYCLE), then PWMO outputs 0.

When PCNTR0 <= (PPR0.PWM_ENTIRE_CYCLE - PPR0.PWM_ACT_CYCLE), then PWM0 outputs 1.

The formula of the output period and the duty-cycle for PWM are as follows.

Tperiod = (PWM01_CLK / PWM0_PRESCALE_K)-1 * (PPR0.PWM_ENTIRE_CYCLE + 1)

T_{high-level} = (PWM01_CLK / PWM0_PRESCALE_K)⁻¹ * (PPR0.PWM_ENTIRE_CYCLE + 1 - PPR0.PWM_ACT_CYCLE)

T_{low-level} = (PWM01_CLK / PWM0_PRESCALE_K)⁻¹ * PPR0.PWM_ACT_CYCLE


Duty-cycle = (low level time) / (1 period time) = $T_{low-level}$ / T_{period}

NH YEAR

My Call




Figure 9-87 PWM0 Low Level Active State



The counter of PCNTR starts from 0 by default, it can output the pulse control of the waveform by setting PWM COUNTER START. The figure is as follows.

Figure 9-88 Phase of PWM0 High Level Active State




9.11.3.6 Pulse Mode and Cycle Mode

The PWM output supports pulse mode and cycle mode. PWM in pulse mode outputs one pulse waveform, but PWM in cycle mode outputs continuous waveform. Figure 9-89 shows the PWM output waveform in pulse mode and cycle mode.



Figure 9-89 PWM0 Output Waveform in Pulse Mode and Cycle Mode



Each channel of the PWM module supports the PWM output of pulse mode and cycle mode, the active state of the PWM output waveform can be programmed to control.

When <u>PCR</u>0[PWM_MODE] is 0, the PWM0 outputs in cycle mode. When <u>PCR</u>0[PWM_MODE] is 1, the PWM0 outputs in pulse mode.

Specifically, in pulse mode, after the PWM0 channel enabled, PCR0[PWM_PUL_START] needs to be set to 1 when the PWM0 needs to output pulse waveform, after completed the output, PCR0[PWM_PUL_START] can be cleared to 0 by hardware. The next setting 1 can be operated after PCR0[PWM_PUL_START] is cleared.


9.11.3.7 Complementary Pair Output

Every PWM pair supports complementary pair output and PWM pair with dead-time. Figure 9-90 shows the complementary pair output of PWM01.

Copyright © Allwinner Technology Co., Ltd. All Rights Reserved.



Figure 9-90 PWM01 Complementary Pair Output




The complementary pair output needs to satisfy the following conditions:

- PWM0 and PWM1 have the same clock divider, frequency, duty-cycle, and phase
- PWM0 and PWM1 have an opposite active state
- Enable the clock gating of PWM0 and PWM1 at the same time
- Enable the waveform output of PWM0 and PWM1 at the same time

9.11.3.8 Dead-time Generator

Every PWM pair has a programmable dead-time generator. When the dead-time function of the PWM pair enabled, the PWM01 output waveform is decided by PWM timer logic and DeadZone Generator. Figure 9-91 shows the output waveform.

Figure 9-91 Dead-time Output Waveform



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



The PWM waveform before the insertion of dead-time indicates a complementary waveform pair of non-inserted dead-time in Dead Zone Generator 01.

The PWM waveform after the insertion of dead-time indicates a non-complementary PWM waveform pair inserted dead-time in a complementary waveform pair of Dead Zone Generator 01. The PWM waveform pair at last outputs to PWM0 pin and PWM1 pin.


For the complementary pair of Dead Zone Generator 01, the principle of inserting dead-time is that to insert dead-time as soon as the rising edge came. If the high level time for mark 2 in the above figure is less than dead-time, then dead-time will override the high level. The setting of dead-time needs to consider the period and the duty-cycle of the output waveform. The dead-time formula is defined as follows:

Dead-time = (PWM01_CLK / PWM0_PRESCALE_K)-1 * PDZINTV01

9.11.3.9 PWM Group Mode

Taking PWM Group0 as an example. The same group of PWM channel is selected to work by PGR0.CS; the same PWM ACT CYCLE are set by the same clock configuration; the different PWM COUNTER START can output PWM group signals with the same duty-cycle and the different phase.

Figure 9-92 Group 0~3 PWM Signal Output





9.11.3.10 Capture Input

Figure 9-93 PWM01 Capture Logic Module Diagram CFLR0 CRLRO CCR0 PPR0 PCNTR0 CCR0.CAPINV PCRO.PWM_PRESCAL_K CAPO_EN 8-bit PWM TIMERO prescaler LOGIC CCRO.CFLF CFISO CFIE0 CCRO.CRLF CRISO **CRIEO** CAPO_EN PWM01 CLK CFLR1 CRLR1 CCR1 PPR1 PCNTR1 CCR1.CAPINV PCR1.PWM_PRESCAL_K CAP1_EN PWM TIMER1 8-bit LOGIC prescaler CCR1.CFLF CFIS1 CFIE1 CCR1.CRLF CRIS1 CRIE1

Besides the timer logic module of every PWM channel generates PWM output, it can be used to capture the rising edge and the falling edge of the external clock. Using the PWM0 channel as an example, the PWM0 channel has one CFLR0 and one CFLR0 for capturing up-counter value on the falling edge and rising edge, respectively. You can calculate the period of the external clock by CFLR0 and CRLR0.

CAP1_EN

T_{high-level} = (PWM01_CLK / PWM0_PRESCALE_K)⁻¹ * CRLR0


T_{low-level} = (PWM01_CLK / PWM0_PRESCALE_K)⁻¹ * CFLR0

 $T_{period} = T_{high-level} + T_{low-level}$

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.







When the capture input function of the PWM0 channel is enabled, the PCNTR of the PWM0 channel starts to work.

When the timer logic module of PWM0 captures a rising edge, the current value of the up-counter is locked to **CRLR**0 and **CCR**0[CRLF] is set to 1. If **CRIEO** is 1, then **CRISO** is set to 1, the PWM0 channel sends interrupt requests, and the up-counter is loaded to 0 and continues to count. If **CRIEO** is 0, the timer logic module of PWM0 captures a rising edge, **CRISO** cannot be set to 1, the up-counter is not loaded to 0.

When the timer logic module of PWM0 captures one falling edge, the current value of PCNTR is locked to <u>CFLR</u>0 and <u>CCR</u>0[CFLF] is set to 1. If <u>CFIE0</u> is 1, then <u>CFIS0</u> is set to 1, the PWM0 channel sends interrupt requests, and the up-counter is loaded to 0 and continues to count. If <u>CFIE0</u> is 0, the timer logic module of PWM0 captures a falling edge, <u>CFIS0</u> cannot be set to 1, the up-counter is not loaded to 0.

9.11.3.11 Interrupt

The PWM supports an interrupt generation when configuring the PWM channel to PWM output or capturing input.

For PWM output function, when the controller outputs one period of PWM waveform in cycle mode, the PIS of the corresponding PWM channel is set to 1; when the controller outputs (PWM_PULNUM+1) periods of PWM waveform in pulse mode, the PIS of the corresponding PWM channel is set to 1.

The PIS bit is set to 1 automatically by hardware and cleared by software.

Copyright@Allwinner Technology Co., Ltd. All Rights Reserved.



For capturing input function, when the timer logic module of the capture channel0 captures rising edge, and CRISO is set to 1; when the timer logic module of the capture channel0 captures falling edge, and CFISO is set to 1.

9.11.4 Programming Guidelines

The following working mode takes PWM01 as an example, other PWM pairs and PWM01 are consistent.

9.11.4.1 Configuring Clock

- **Step 1** PWM gating: When using PWM, write 1 to PCGR[PWMx_CLK_GATING].
- Step 2 PWM clock source select: Set PCCR01[PWM01_CLK_SRC] to select HOSC or APBO clock.
- Step 3 PWM clock divider: Set PCCR01[PWM01_CLK_DIV_M] to select different frequency division coefficient (1/2/4/8/16/32/64/128/256).
- Step 4 PWM clock bypass: Set PCGR[PWM_CLK_SRC_BYPASS_TO_PWM] to 1, output the PWM clock after the secondary frequency division to the corresponding PWM output pin.
- **Step 5** PWM internal clock configuration: Set PCR[PWM_PRESCAL_K] to select any frequency division coefficient from 1 to 256.

NOTE

For the channel of complementary output and group mode, firstly, set the same clock configurations (clock source selects APBO, clock division configures the same division factor); secondly, open clock gating at the same time; thirdly, configure PWM parameters; finally, enable PWM output at the same time to ensure each channel sync.

We suggest that the two channels of the same PWM pair cannot subject to two groups because of they have the same first level clock division and gating. If must allocate based on this way, the first level of clock division of the channel used by all groups needs to set to the same coefficient and open gating at the same time. And the total module needs to be reset when the group mode regroups.

9.11.4.2 Configuring PWM

- Step 1 PWM mode: Set PCR[PWM_MODE] to select cycle mode or pulse mode, if pulse mode, PCR[PWM_PUL_NUM] needs to be configured.
- **Step 2** PWM active level: Set PCR[PWM_ACT_STA] to select a low level or high level.



- Step 3 PWM duty-cycle: Configure PPR[PWM_ENTIRE_CYCLE] and PPR[PWM_ACT_CYCLE] after clock gating is opened.
- Step 4 PWM starting/stoping phase: Configure PCNTR[PWM_COUNTER_START] after the clock gating is enabled and before the PWM is enabled. You can verify whether the configuration was successful by reading back PCNTR[PWM_COUNTER_STATUS].
- **Step 5** Enable PWM: Configure PER to select the corresponding PWM enable bit; when selecting pulse mode, PCR[PWM_PUL_START] needs to be enabled.

9.11.4.3 Configuring Deadzone

Step 1 Set initial value: set

C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\ PWM01 Dead Zone
Hlk49450444C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\ PWM01 Dead Zone
Hlk49450444[PDZINTV01].

 Step 2
 Enable
 Deadzone:
 set

 C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\ PWM01 Dead Zone

 Hlk49450444C:\Users\chenxiaofang\AppData\Roaming\Microsoft\Word\ PWM01 Dead Zone

Hlk49450444[PWM01_DZ_CN].

9.11.4.4 Configuring Capture Input

- **Step 1** Enable capture: Configure **CER** to enable the corresponding channel.
- Step 2 Capture mode: Configure CCR[CRLF] and CCR[CFLF] to select rising edge capture or falling edge capture, configure CCR[CAPINV] to select whether the input signal does reverse processing.

9.11.5 Register List

Module Name	Base Address
PWM	0x02000C00

Register Name	Offset	Description
PIER	0x0000	PWM IRQ Enable Register
PISR	0x0004	PWM IRQ Status Register
CIER	0x0010	Capture IRQ Enable Register





Register Name	Offset	Description	
CISR	0x0014	Capture IRQ Status Register	
PCCR01 in i	0x0020 nm nm	PWM01 Clock Configuration Register	
PCCR23	0x0024	PWM23 Clock Configuration Register	
PCCR45	0x0028	PWM45 Clock Configuration Register	
PCCR67	0x002C	PWM67 Clock Configuration Register	
PCGR	0x0040	PWM Clock Gating Register	
PDZCR01	0x0060	PWM01 Dead Zone Control Register	
PDZCR23	0x0064	PWM23 Dead Zone Control Register	
PDZCR45	0x0068	PWM45 Dead Zone Control Register	
PDZCR67	0x006C	PWM67 Dead Zone Control Register	
PER	0x0080	PWM Enable Register	
PGRO	0x0090	PWM Group0 Register	
PGR1 il	0x0094 in	PWM Group1 Register	
PGR2	0x0098	PWM Group2 Register	
PGR3	0x009C	PWM Group3 Register	
CER	0x00C0	Capture Enable Register	
PCR	0x0100+0x0000+N*0x0020 (N= 0-7)	PWM Control Register	
PPR	0x0100+0x0004+N*0x0020 (N= 0-7)	PWM Period Register	
PCNTR	0x0100+0x0008+N*0x0020 (N= 0-7)	PWM Count Register	
PPCNTR	0x0100+0x000C+N*0x0020 (N= 0-7)	PWM Pulse Count Register	
CCR	0x0100+0x0010+N*0x0020 (N= 0-7)	Capture Control Register	
CRLR	0x0100+0x0014+N*0x0020 (N= 0-7)	Capture Rise Lock Register	
CFLR	0x0100+0x0018+N*0x0020 (N= 0-7)	Capture Fall Lock Register	

MYCS

MYCar

114.0g



9.11.6 Register Description

9.11.6.1 0x0000 PWM IRQ Enable Register (Default Value: 0x0000_0000)

Offset:0x0000			Register Name: PIER
Bit	Read/Write	Default/Hex	Description
31:20	/	/	1
19	R/W	0x0	PGIE3 PWM Group 3 Interrupt Enable 0: Disable 1: Enable
18	R/W	0x0	PGIE2 PWM Group 2 Interrupt Enable 0: Disable 1: Enable
17	R/W	0x0	PGIE1 PWM Group 1 Interrupt Enable 0: Disable 1: Enable
16	R/W	0x0	PGIE0 PWM Group 0 Interrupt Enable 0: Disable 1: Enable
15:8	/	/	1
7	R/W	0x0	PCIE7 PWM Channel 7 Interrupt Enable 0: PWM Channel 7 Interrupt Disable 1: PWM Channel 7 Interrupt Enable
6	R/W	0x0	PCIE6 PWM Channel 6 Interrupt Enable 0: PWM Channel 6 Interrupt Disable 1: PWM Channel 6 Interrupt Enable
5	R/W	0x0	PCIE5 PWM Channel 5 Interrupt Enable 0: PWM Channel 5 Interrupt Disable 1: PWM Channel 5 Interrupt Enable

"WACSI

MYCST



Offset:0x0000			Register Name: PIER
Bit	Read/Write	Default/Hex	Description
163	The Color	The Will	PCIE4 Med Med Med Med Med Med
4	R/W	0x0	PWM Channel 4 Interrupt Enable
-	I TY VV	OXO	0: PWM Channel 4 Interrupt Disable
			1: PWM Channel 4 Interrupt Enable
			PCIE3
3	R/W	0x0	PWM Channel 3 Interrupt Enable
3	K/W UXU	0: PWM Channel 3 Interrupt Disable	
			1: PWM Channel 3 Interrupt Enable
		6	PCIE2
2	R/W 0x0	0.0	PWM Channel 2 Interrupt Enable
2		0: PWM Channel 2 Interrupt Disable	
.0			1: PWM Channel 2 Interrupt Enable
WACO	WHACA	Myco M	PCIE1 MYES MINES MINES
1	R/W 0x0	0.0	PWM Channel 1 Interrupt Enable
1		0: PWM Channel 1 Interrupt Disable	
			1: PWM Channel 1 Interrupt Enable
		4	PCIE0
0	R/W	4	PWM Channel 0 Interrupt Enable
0	r) vv	0x0	0: PWM Channel 0 Interrupt Disable
			1: PWM Channel 0 Interrupt Enable

9.11.6.2 0x0004 PWM IRQ Status Register (Default Value: 0x0000_0000)

Offset:0	x0004	Man K	Register Name: PISR
Bit	Read/Write	Default/Hex	Description
31:20	/	/	/
19	R/W1C	0.0	PGIS3
19	K/ WIC	0x0	PWM Group 3 Interrupt Status
18	R/W1C	/W1C 0x0	PGIS2
10			PWM Group 2 Interrupt Status
17	R/W1C	W1C 0x0	PGIS1
17			PWM Group 1 Interrupt Status
16	D/M1C	0.0	PGIS0
16	K/W1C	R/W1C 0x0	PWM Group 0 Interrupt Status



Offset:0	Offset:0x0004		Register Name: PISR
Bit	Read/Write	Default/Hex	Description & &
15:8	Miles	The The	The way the way the
7	R/W1C	0x0	PIS7 PWM Channel 7 Interrupt Status When the PWM channel 7 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 7 interrupt is not pending. Reads 1: PWM channel 7 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 7 interrupt status.
#16 E	R/W1C	OXO M	PIS6 PWM Channel 6 Interrupt Status When the PWM channel 6 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 6 interrupt is not pending. Reads 1: PWM channel 6 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 6 interrupt status.
5	R/W1C	0x0	PISS PWM Channel 5 Interrupt Status When the PWM channel 5 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 5 interrupt is not pending. Reads 1: PWM channel 5 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 5 interrupt status. PIS4 PWM Channel 4 Interrupt Status
4	R/W1C	0x0	When the PWM channel 4 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 4 interrupt is not pending.

















Writes 0: No effect.

Reads 1: PWM channel 4 interrupt is pending.

Writes 1: Clear PWM channel 4 interrupt status.



	Offset:0x0004			Register Name: PISR
	Bit	Read/Write	Default/Hex	Description & S
14	19	ill	The The	PIS3 My My My My
	3	R/W1C	0x0	PWM Channel 3 Interrupt Status When the PWM channel 3 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 3 interrupt is not pending. Reads 1: PWM channel 3 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 3 interrupt status.
19.	2	R/W1C	OxO.	PIS2 PWM Channel 2 Interrupt Status When the PWM channel 2 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 2 interrupt is not pending. Reads 1: PWM channel 2 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 2 interrupt status.
-	1	R/W1C	0x0	PIS1 PWM Channel 1 Interrupt Status When the PWM channel 1 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 1 interrupt is not pending. Reads 1: PWM channel 1 interrupt is pending. Writes 0: No effect. Writes 1: Clear PWM channel 1 interrupt status.
10.	0	R/W1C	0x0	PWM Channel 0 Interrupt Status When the PWM channel 0 counter reaches the Entire Cycle Value, this bit is set 1 by hardware. Writing 1 to clear this bit. Reads 0: PWM channel 0 interrupt is not pending. Reads 1: PWM channel 0 interrupt is pending.
				Writes 0: No effect. Writes 1: Clear PWM channel 0 interrupt status.

"WACSL



9.11.6.3 0x0010 PWM Capture IRQ Enable Register (Default Value: 0x0000_0000)

Offset:0	x0010	which, wh	Register Name: CIER Mer Mark
Bit	Read/Write	Default/Hex	Description
31:16	/	/	1
15	R/W	0x0	CFIE7 If the enable bit is set to 1, when the capture channel 7 captures falling edge, it generates a capture channel 7 pending. 0: Capture channel 7 fall lock interrupt disable 1: Capture channel 7 fall lock interrupt enable
14	R/W	0x0	If the enable bit is set to 1, when the capture channel 7 captures rising edge, it generates a capture channel 7 pending. 0: Capture channel 7 rise lock interrupt disable 1: Capture channel 7 rise lock interrupt enable
13	R/W	0x0	CFIE6 If the enable bit is set to 1, when the capture channel 6 captures falling edge, it generates a capture channel 6 pending. 0: Capture channel 6 fall lock interrupt disable
12	R/W	0x0	1: Capture channel 6 fall lock interrupt enable CRIE6 If the enable bit is set to 1, when the capture channel 6 captures rising edge, it generates a capture channel 6 pending. 0: Capture channel 6 rise lock interrupt disable 1: Capture channel 6 rise lock interrupt enable
11 T	R/W	Oxo Oxo	CFIE5 If the enable bit is set to 1, when the capture channel 5 captures falling edge, it generates a capture channel 5 pending. 0: Capture channel 5 fall lock interrupt disable 1: Capture channel 5 fall lock interrupt enable
10	R/W	0x0	CRIE5 If the enable bit is set to 1, when the capture channel 5 captures rising edge, it generates a capture channel 5 pending. O: Capture channel 5 rise lock interrupt disable 1: Capture channel 5 rise lock interrupt enable

M,

11.1/cst



Offset:0	x0010		Register Name: CIER
Bit	Read/Write	Default/Hex	Description & &
My.	illi	The The	CFIE4 with with with with with
9	R/W	0x0	If the enable bit is set to 1, when the capture channel 4 captures falling edge, it generates a capture channel 4 pending. 0: Capture channel 4 fall lock interrupt disable 1: Capture channel 4 fall lock interrupt enable
8	R/W	0x0	CRIE4 If the enable bit is set to 1, when the capture channel 4 captures rising edge, it generates a capture channel 4 pending. 0: Capture channel 4 rise lock interrupt disable 1: Capture channel 4 rise lock interrupt enable
		777	CFIE3
W. 1581	R/Wall	OxO "iří	If the enable bit is set to 1, when the capture channel 3 captures falling edge, it generates a capture channel 3 pending. 0: Capture channel 3 fall lock interrupt disable 1: Capture channel 3 fall lock interrupt enable
			CRIE3
6	R/W	0x0	If the enable bit is set to 1, when the capture channel 3 captures rising edge, it generates a capture channel 3 pending. 0: Capture channel 3 rise lock interrupt disable 1: Capture channel 3 rise lock interrupt enable
			CFIE2
5	R/W	0x0	If the enable bit is set to 1, when the capture channel 2 captures falling edge, it generates a capture channel 2 pending. 0: Capture channel 2 fall lock interrupt disable 1: Capture channel 2 fall lock interrupt enable
MACSI	WH/CST	WHYCOL WIL	CRIE2 Machinistra
4	R/W	0x0	If the enable bit is set to 1, when the capture channel 2 captures rising edge, it generates a capture channel 2 pending. 0: Capture channel 2 rise lock interrupt disable 1: Capture channel 2 rise lock interrupt enable
3	R/W	0x0	CFIE1 If the enable bit is set to 1, when the capture channel 1 captures falling edge, it generates a capture channel 1 pending. O: Capture channel 1 fall lock interrupt disable 1: Capture channel 1 fall lock interrupt enable

My YCo.

Mesi



"ACSIL	
M,	

Offset:0	x0010		Register Name: CIER
Bit	Read/Write	Default/Hex	Description
My.	in	The The	CRIE1 WE WE WE WE WE
2	R/W	0x0	If the enable bit is set to 1, when the capture channel 1 captures rising edge, it generates a capture channel 1 pending.
			0: Capture channel 1 rise lock interrupt disable
			1: Capture channel 1 rise lock interrupt enable
			CFIEO
			If the enable bit is set to 1, when the capture channel 0 captures
1	R/W	0x0	falling edge, it generates a capture channel 0 pending.
			0: Capture channel 0 fall lock interrupt disable
		CX	1: Capture channel 0 fall lock interrupt enable
			CRIEO
			If the enable bit is set to 1, when the capture channel 0 captures
0.30	R/W	0x0	rising edge, it generates a capture channel 0 pending.
<i>h</i> .	In.	11, 11,	0: Capture channel 0 rise lock interrupt disable
			1: Capture channel 0 rise lock interrupt enable

9.11.6.4 0x0014 PWM Capture IRQ Status Register (Default Value: 0x0000_0000)

Offset:0	x0014		Register Name: CISR
Bit	Read/Write	Default/Hex	Description
31:18	1	/	/
			CFIS7
			Status of the capture channel 7 falling lock interrupt
West.	,cal	in isolati	When the capture channel 7 captures falling edge, if the fall lock
the state of	MAS	The Thing	interrupt (CFIE7) is enabled, this bit is set to 1 by hardware.
15	R/W1C	0x0	Writing 1 to clear this bit.
			Reads 0: The capture channel 7 interrupt is not pending.
			Reads 1: The capture channel 7 interrupt is pending.
			Writes 0: No effect.
			Writes 1: Clear the status of the capture channel 7 interrupt.

My Car

MH



rupt ge, if the rise lock
rupt ge, if the rise lock
ge, if the rise lock
hardware. Write
pending.
ding.
el 7 interrupt.
rupt
ge, if the fall lock
1 by hardware.
M_{ij}
pending.
ding.
_
el 6 interrupt.
rupt.
ge, if the rise lock
1 by hardware.
pending.
ding.
1 6 interrupt.
n o interrupt.
rupt
dge, if the fall lock 1 by hardware.
1 by Hardware.
pending.
ding.
l 5 interrupt.

MYCST

108

11.



Offset:	0x0014		Register Name: CISR
Bit	Read/Write	Default/Hex	Description & & &
MyCo	Milites	Myen M	CRIS5 WHY WHY WHY
10	R/W1C	0x0	Status of the capture channel 5 rising lock interrupt When the capture channel 5 captures rising edge, if the rise lock interrupt (CRIES) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit.
			Reads 0: The capture channel 5 interrupt is not pending. Reads 1: The capture channel 5 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 5 interrupt.
9	R/W1C	ÖxO M	CFIS4 Status of the capture channel 4 falling lock interrupt When the capture channel 4 captures falling edge, if the fall lock interrupt (CFIE4) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 4 interrupt is not pending. Reads 1: The capture channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 4 interrupt.
			CRIS4 Status of the capture channel 4 rising lock interrupt. When the capture channel 4 captures rising edge, if the rise lock interrupt (CRIE4) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit.
8	R/W1C	0x0	Reads 0: The capture channel 4 interrupt is not pending. Reads 1: The capture channel 4 interrupt is pending. Writes 0: No effect. Writes 1: Clear the status of the capture channel 4 interrupt status.
7	R/W1C	0x0	CFIS3 Status of the capture channel 3 falling lock interrupt. When the capture channel 3 captures falling edge, if the fall lock interrupt (CFIE3) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 3 interrupt is not pending. Reads 1: The capture channel 3 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 3 interrupt.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:0	0x0014		Register Name: CISR
Bit	Read/Write	Default/Hex	Description & &
MA	NE SIN	The The	CRIS3 W W W W
6	R/W1C	0x0	Status of the capture channel 3 rising lock interrupt When the capture channel 3 captures rising edge, if the rise lock interrupt (CRIE3) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 3 interrupt is not pending. Reads 1: The capture channel 3 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 3 interrupt.
W 5	RŽW1C	vOxO with	CFIS2 Status of the capture channel 2 falling lock interrupt When the capture channel 2 captures falling edge, if the fall lock interrupt (CFIE2) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 2 interrupt is not pending. Reads 1: The capture channel 2 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 2 interrupt.
4	R/W1C	0x0	CRIS2 Status of the capture channel 2 rising lock interrupt. When the capture channel 2 captures rising edge, if the rise lock interrupt (CRIE2) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 2 interrupt is not pending. Reads 1: The capture channel 2 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 2 interrupt.
3	R/W1C	0x0	CFIS1 Status of the capture channel 1 falling lock interrupt When the capture channel 1 captures falling edge, if the fall lock interrupt (CFIE1) is enabled, this bit is set to 1 by hardware. Writing 1 to clear this bit. Reads 0: The capture channel 1 interrupt is not pending. Reads 1: The capture channel 1 interrupt is pending. Writes 0: no effect. Writes 1: Clear the status of the capture channel 1 interrupt.

MACSI

Mest

M.



Offset:0x0014			Register Name: CISR
Bit	Read/Write	Default/Hex	Description & &
WA	MA	The Prince	CRIS1 and and and and
			Status of the capture channel 1 rising lock interrupt.
			When the capture channel 1 captures rising edge, if the rise lock
			interrupt (CRIE1) is enabled, this bit is set to 1 by hardware.
2	R/W1C	0x0	Writing 1 to clear this bit.
			Reads 0: The capture channel 1 interrupt is not pending.
			Reads 1: The capture channel 1 interrupt is pending.
			Writes 0: no effect.
			Writes 1: Clear the status of the capture channel 1 interrupt.
			CFISO CFISO
		31,	Status of the capture channel 0 falling lock interrupt
			When the capture channel 0 captures falling edge, if the fall lock
mycan 1	R/W1C	0x0	writing 1 to clear this bit.
			Reads 0: The capture channel 0 interrupt is not pending.
			Reads 1: The capture channel 0 interrupt is pending.
			Writes 0: no effect.
			Writes 1: Clear the status of the capture channel 0 interrupt.
		1	CRISO
			Status of the capture channel 0 rising lock interrupt
			When the capture channel 0 captures rising edge, if the rise lock
			interrupt (CRIEO) is enabled, this bit is set 1 by hardware. Writing
0	R/W1C	0x0	1 to clear this bit.
			Reads 0: The capture channel 0 interrupt is not pending.
		. /	Reads 1: The capture channel 0 interrupt is pending.
Whole	why car	with the state of	Writes 0: no effect. Writes 1: Clear the status of the capture channel 0 interrupt.

9.11.6.5 0x0020 PWM01 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0	x0020		Register Name: PCCR01
Bit	Read/Write	Default/Hex	Description
31:9	/	/	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

53



-85				
-85				
-81				_
c, 0.			_	X
		-	٠,	Э.

Offset:0	x0020		Register Name: PCCR01
Bit	Read/Write	Default/Hex	Description
W. J.	My	in his	PWM01_cLK_SRC we will will will will will will will w
			Select PWM01 Clock Source
8:7	R/W	0x0	00: HOSC
			01: APB0
			Others: Reserved
6:4	/	1	
			PWM01_CLK_DIV_M
			PWM01 Clock Divide M
		0	0000: /1
		7	0001: /2
			0010: /4
3:0	R/W	0x0	0011: /8
3:0	MAKA	und un	10100: /16 116 116 116 116 116 116 116 116 116
			0101: /32
			0110: /64
			0111: /128
			1000: /256
			Others: Reserved

9.11.6.6 0x0024 PWM23 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0	x0024		Register Name: PCCR23
Bit	Read/Write	Default/Hex	Description
31:9	1 Mean	Mean	A Way May May May
10	M.	14, 14,	PWM23_CLK_SRC_SEL
			Select PWM23 Clock Source
8:7	R/W	0x0	00: HOSC
			01: APB0
			Others: Reserved
6:4	/	/	/



Offset	Offset:0x0024		Register Name: PCCR23
Bit	Read/Write	Default/Hex	Description & &
N. S.	N/A	The Pile	PWM23_CLK_DIV_M
			PWM23 Clock Divide M
			0000: /1
			0001: /2
			0010: /4
3:0	R/W	0x0	0011: /8
	K/ VV		0100: /16
			0101: /32
			0110: /64
			0111: /128
			1000: /256

Others: Reserved

9.11.6.7 0x0028 PWM45 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0x0028			Register Name: PCCR45
Bit	Read/Write	Default/Hex	Description
31:9	1	1	/
			PWM45_CLK_SRC_SEL
			Select PWM45 Clock Source
8:7	R/W	0x0	00: HOSC
			01: APB0
			Others: Reserved
6:4	1 4035	May	A west west west west west



		,(3	5
i	5	ľ.		
-				

Offset:0	0x0028		Register Name: PCCR45
Bit	Read/Write	Default/Hex	Description & S
M. J.	NIN	The The	PWM45_cLk_DIV_M 1/17 1/17 1/17 1/17
			PWM45 Clock Divide M
			0000: /1
			0001: /2
			0010: /4
2.0	D /\A/	0.0	0011: /8
3:0	R/W	0x0	0100: /16
			0101: /32
			0110: /64
		CX	0111: /128
		1 /	1000: /256
			Others: Reserved

17/C8/

9.11.6.8 0x002C PWM67 Clock Configuration Register (Default Value: 0x0000_0000)

Offset:0x002C			Register Name: PCCR67
Bit	Read/Write	Default/Hex	Description
31:9	1	1	/
			PWM67_CLK_SRC_SEL
			Select PWM67 Clock Source
8:7	R/W	0x0	00: HOSC
			01: APB0
			Others: Reserved
6:4	1 4035	May	A west west west west west

M,



Offset:0)x002C		Register Name: PCCR67
Bit	Read/Write	Default/Hex	Description
N. S.	in	The Will	PWM67_cLk_DIV_M W
			PWM67 Clock Divide M
			0000: /1
			0001: /2
			0010: /4
3:0	R/W	0x0	0011: /8
3.0	IN VV	OXO	0100: /16
			0101: /32
			0110: /64
			0111: /128
			1000: /256
			Others: Reserved

9.11.6.9 0x0040 PWM Clock Gating Register (Default Value: 0x0000_0000)

Offset: 0x0040			Register Name: PCGR
Bit	Read/Write	Default/Hex	Description
31:24	1	1	/
			PWM7_CLK_BYPASS
23	R/W	0x0	Bypass clock source (after pre-scale) to PWM7 output
25	K/ VV	UXU	0: not bypass
			1: bypass
			PWM6_CLK_BYPASS
1022 1022	Call Call	cican	Bypass clock source (after pre-scale) to PWM6 output
22	R/W	10x0 ₁₁ 1111	0: not bypass
			1: bypass
			PWM5_CLK_BYPASS
21	D /\\	0x0	Bypass clock source (after pre-scale) to PWM5 output
21	R/W		0: not bypass
			1: bypass
			PWM4_CLK_BYPASS
20	D /144	0x0	Bypass clock source (after pre-scale) to PWM4 output
20	R/W	UXU	0: not bypass
			1: bypass



Offset: 0x	0040		Register Name: PCGR
Bit	Read/Write	Default/Hex	Description
all y	in Pin	est the	PWM3_cLK_BYPASS
19	D /\A/	0x0	Bypass clock source (after pre-scale) to PWM3 output
19	R/W	UXU	0: not bypass
			1: bypass
			PWM2_CLK_BYPASS
18	R/W	0x0	Bypass clock source (after pre-scale) to PWM2 output
10	IV VV	OXO	0: not bypass
			1: bypass
		030	PWM1_CLK_BYPASS
17	R/W	0x0	Bypass clock source (after pre-scale) to PWM1 output
17	IV, VV	OXO	0: not bypass
			1: bypass
Mycon	nityco ni	in white	PWM0_CEK_BYPASS_IMEIMEIME
16	R/W	0x0	Bypass clock source (after pre-scale) to PWM0 output
	11,7 17		0: not bypass
			1: bypass
15:8	1	1	
		1	PWM7_CLK_GATING
7	R/W	0x0	Gating clock for PWM7
	.,		0: Mask
			1: Pass
			PWM6_CLK_GATING
6	R/W	0x0	Gating clock for PWM6
	.,		0: Mask
W/Call	wildcal.	May Myc	1: Pass inter market maker
			PWM5_CLK_GATING
5	R/W	0x0	Gating clock for PWM5
	.,		0: Mask
			1: Pass
			PWM4_CLK_GATING
4	R/W	0x0	Gating clock for PWM4
	,		0: Mask
			1: Pass

Mycal

17 CST



			C
	_		D
١	C	J`	-

Offset: 0x	(0040		Register Name: PCGR
Bit	Read/Write	Default/Hex	Description
Med and a second	in him	the single	PWM3_CLK_GATING
3	R/W	0x0	Gating clock for PWM3
3	K/ VV	UXU	0: Mask
			1: Pass
			PWM2_CLK_GATING
2	D /\A/	0x0	Gating clock for PWM2
2	R/W	UXU	0: Mask
			1: Pass
		C 1	PWM1_CLK_GATING
1	R/W	0x0	Gating clock for PWM1
1	K/W	OXO	0: Mask
			1: Pass
Mycon	NIACO.	Mes. Myc	PWM0_EEK_GATING/10 ¹⁰ 111111111111111111111111111111111
0	R/W	0x0	Gating clock for PWM0
	IX/ VV	UXU	0: Mask
			1: Pass

9.11.6.10 0x0060 PWM01 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0	x0060		Register Name: PDZCR01
Bit	Read/Write	Default/Hex	Description
31:16	1	1	/
15 :8	R/W	0x0	PWM01_DZ_INTV PWM01 Dead Zone Interval Value
7:1	1	1	/
			PWM01_DZ_EN
0	R/W	0x0	PWM01 Dead Zone Enable
	11, 10	OAO .	0: Dead Zone disable
			1: Dead Zone enable

MHCS



9.11.6.11 0x0064 PWM23 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0	x0064	why can	Register Name: PDZCR23
Bit	Read/Write	Default/Hex	Description
31:16	/	1	1
15:8 R/W	0.0	PWM23_DZ_INTV	
	K/ VV	0x0	PWM23 Dead Zone Interval Value
7:1	/	1	
	R/W	0x0	PWM23_DZ_EN
0			PWM23 Dead Zone Enable
0			0: Dead Zone disable
			1: Dead Zone enable

9.11.6.12 0x0068 PWM45 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0x0068			Register Name: PDZCR45
Bit	Read/Write	Default/Hex	Description
31:16	1	1	
15.0	15:8 R/W	0x0	PWM45_DZ_INTV
15:8 K			PWM45 Dead Zone Interval Value
7:1	1	1	
			PWM45_DZ_EN
0	R/W	0x0	PWM45 Dead Zone Enable
0			0: Dead Zone disable
			1: Dead Zone enable

9.11.6.13 0x006C PWM67 Dead Zone Control Register (Default Value: 0x0000_0000)

Offset:0x006C			Register Name: PDZCR67
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/
15.0	D /\A/	0x0	PWM67_DZ_INTV
15:8	15:8 R/W		PWM67 Dead Zone Interval Value
7:1	/	/	/



Offset:0x006C			Register Name: PD	ZCR67			
Bit	Read/Write	Default/Hex	Description	183.	.cal	783.	S. S
My.	NE STE	The Pile	PWM67_DZ_EN	MA	ne de la companya de	in	My
	0 R/W	0x0	PWM67 Dead Zone	Enable			
0			0: Dead Zone disab	le			
			1: Dead Zone enabl	e			

Offset:0	x0080	6	Register Name: PER
Bit	Read/Write	Default/Hex	Description
31:8	1	1	1
Whitest	whitely	nich nich	RWM7_EN When PWM is enabled, the 16-bit up-counter starts working and
7	R/W	0x0	PWM channel7 is permitted to output PWM waveform.
`			0: PWM disable
			1: PWM enable
			PWM6_EN
			When PWM is enabled, the 16-bit up-counter starts working and
6	R/W	0x0	PWM channel6 is permitted to output PWM waveform.
			0: PWM disable
			1: PWM enable
			PWM5_EN
			When PWM is enabled, the 16-bit up-counter starts working and
5	R/W	0x0	PWM channel5 is permitted to output PWM waveform.
Mycar	NINGST NINGST	nitycol nic	1: PWM enable
			PWM4_EN
			When PWM is enabled, the 16-bit up-counter starts working and
4	R/W	0x0	PWM channel4 is permitted to output PWM waveform.
			0: PWM disable
			1: PWM enable
			PWM3_EN
			When PWM is enabled, the 16-bit up-counter starts working and
3	R/W	0x0	PWM channel3 is permitted to output PWM waveform.
			0: PWM disable
			1: PWM enable

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:0)x0080		Register Name: PER
Bit	Read/Write	Default/Hex	Description
W.	ins	in him	PWM2_EN ^{TO} W ^{TO} W ^{TO} W ^{TO} W ^{TO}
			When PWM is enabled, the 16-bit up-counter starts working and
2	R/W	0x0	PWM channel2 is permitted to output PWM waveform.
			0: PWM disable
			1: PWM enable
			PWM1_EN
			When PWM is enabled, the 16-bit up-counter starts working and
1	R/W	0x0	PWM channel1 is permitted to output PWM waveform.
			0: PWM disable
		CX	1: PWM enable
		71	PWM0_EN
			When PWM is enabled, the 16-bit up-counter starts working and
0.90	R/W	0x0	PWM channel0 is permitted to output PWM waveform.
i_{C} ,	14,	M, M	0: PWM disable
			1: PWM enable

9.11.6.15 0x0090 PWM Group0 Register (Default Value: 0x0000_0000)

Offset: 0	x0090		Register Name: PGR0
Bit	Read/Write	Default/Hex	Description
31:18	1	/	1/
			PWMG0_START
17	R/WAC	0x0	The PWM channels selected in PWMG0_CS start to output PWM
.630	,call	,call	waveform at the same time.
16	N/N/	Why Wh	PWMG0_EN ME ME ME
16	R/W	0x0	PWM Group0 Enable.
15:0	R/W	0x0	PWMG0_CS
15.0	IN/ VV	UXU	If bit[i] is set, the PWM i is selected as one channel of PWM Group0.

9.11.6.16 0x0094 PWM Group1 Register (Default Value: 0x0000_0000)

Offset: 0x0094			Register Name: PGR1
Bit	Read/Write	Default/Hex	Description
31:18	/	1	/



Offset:	0x0094		Register Name: PGR1
Bit	Read/Write	Default/Hex	Description
My.	in	The The	PWMG1_START
17	R/WAC	0x0	The PWM channels selected in PWMG1_CS start to output PWM
			waveform at the same time.
16	5 (1)	0x0	PWMG1_EN
10	R/W		PWM Group1 Enable.
15:0	D/M	0x0	PWMG1_CS
	R/W		If bit[i] is set, the PWM i is selected as one channel of PWM Group1.

9.11.6.17 0x0098 PWM Group2 Register (Default Value: 0x0000_0000)

Offset: 0x0098			Register Name: PGR2
Bit	Read/Write	Default/Hex	Description with with with
31:18	1	/	1
			PWMG2_START
17	R/WAC	0x0	The PWM channels selected in PWMG2_CS start to output PWM
			waveform at the same time.
10	D/M	0x0	PWMG2_EN
16	R/W		PWM Group2 Enable.
15.0	R/W	0x0	PWMG2_CS
15:0			If bit[i] is set, the PWM i is selected as one channel of PWM Group2.

9.11.6.18 0x009C PWM Group3 Register (Default Value: 0x0000_0000)

Offset: 0)x009C	7	Register Name: PGR3
Bit	Read/Write	Default/Hex	Description
31:18	/	/	/
		PWMG3_START	
17	R/WAC	0x0	The PWM channels selected in PWMG3_CS start to output PWM
			waveform at the same time.
16	16 R/W	/W 0x0	PWMG3_EN
10			PWM Group3 Enable.
15:0 R/W	D /\A/	/W 0x0	PWMG3_CS
	r, vv		If bit[i] is set, the PWM i is selected as one channel of PWM Group3.



9.11.6.19 0x00C0 Capture Enable Register (Default Value: 0x0000_0000)

1630	MINGER	MYCOL
Whytean	NA STATE	My

Offset:	0x00C0		Register Name: CER
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
7	R/W	0x0	CAP7_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel7 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
Mideal 6	R/W	OxO	CAP6_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel6 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
5	R/W	0x0	CAP5_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel5 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
N. A. S. C.	R/W ^{aC}	,0 x 0	CAP4_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel4 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
3	R/W	0x0	CAP3_EN When enabling the capture function, the 16-bit up-counter starts working, and the capture channel3 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable

West.

WHACSI



Offset:	: 0x00C0		Register Name: CER
Bit	Read/Write	Default/Hex	Description
My.	MA	ill ill	CAP2_ENATO ATO ATO ATO
2	R/W	0x0	When enabling the capture function, the 16-bit up-counter starts working, and the capture channel2 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
			CAP1_EN
1	R/W	0x0	When enabling the capture function, the 16-bit up-counter starts working, and the capture channel1 is permitted to capture external falling edge or rising edge. 0: Capture disable 1: Capture enable
inycar.	utyeath	uryeer ur	CAPO_EN When enabling the capture function, the 16-bit up-counter starts
0	R/W	0x0	working, and the capture channel is permitted to capture external falling edge or rising edge. 0: Capture disable
			1: Capture enable

9.11.6.20 0x0100 + N*0x20 PWM Control Register (Default Value: 0x0000_0000)

Offset:	0x0100+0x0+N	I*0x20 (N=0~7)	Register Name: PCR
Bit	Read/Write	Default/Hex	Description
31:16	R/W	OXO ^{SI}	PWM_PUL_NUM In pulse mode, the PWM outputs pulse for PWM_CYCLE_NUM+1 times and then stops.
15:12	/	/	/
11	R	0x0	PWM_PERIOD_RDY PWM Period Register Ready 0: PWM period register is ready to write 1: PWM period register is busy

My YCo.

· ~ CS



Offset	:0x0100+0x0+N	I*0x20 (N=0~7)	Register Name: PCR
Bit	Read/Write	Default/Hex	Description & S
W.	ins	The Shi	PWM_PUL_START WE WE WE WE
			PWM Pulse Output Start
			0: No effect
10	R/WAC	0x0	1: Output pulse for PWM_CYCLE_NUM+1.
			After finishing configuration for the output pulse, set this bit once,
			then PWM would output waveform. After the waveform is finished,
			the bit will be cleared automatically.
			PWM_MODE
9	R/W	0x0	PWM Output Mode Select
		77	0: Cycle mode
			1: Pulse mode
20	200		PWM_ACT_STA
18	R/W	0×0 w	PWM Active State
			0: Low Level
			1: High Level
			PWM_PRESCAL_K
			PWM pre-scale K, actual pre-scale is (K+1).
7:0		1	K = 0, actual pre-scale: 1
	R/W	0x0	K = 1, actual pre-scale: 2
			K = 2, actual pre-scale: 3
			K = 3, actual pre-scale: 4
			 K = 255, actual pre-scale: 256

9.11.6.21 0x0104 +:N*0x20 PWM Period Register (Default Value: 0x0000_0000)

Offset:	0x0100+0x04+	N*0x20 (N=0~7)	Register Name: PPR
Bit	Read/Write	Default/Hex	Description
			PWM_ENTIRE_CYCLE
			Number of the entire cycles in the PWM clock.
			0: 1 cycle
31:16	R/W	0x0	1: 2 cycles
31:16	1,4,44	o no	
			N: N+1 cycles
			If the register needs to be modified dynamically, the PCLK should
			be faster than the PWM CLK.



Offset:0x0100+0x04+N*0x20 (N=0~7)			Register Name: PPR
Bit	Read/Write	Default/Hex	Description
M. S.	No.	My MA	PWM_ACT_CYCLE WE WE WITH THE WAR TO THE WAR TH
			Number of the active cycles in the PWM clock.
45.0	D //A/	00	0: 0 cycle
15:0	R/W	0x0	1: 1 cycle
			N: N cycles

9.11.6.22 0x0108 + N*0x20 PWM Counter Register (Default Value: 0x0000_0000)

Offset:	Offset:0x0100+0x08+N*0x20 (N=0~7)		Register Name: PCNTR
Bit	Read/Write	Default/Hex	Description
31:16	R/W	0x0	PWM_COUNTER_START IN IN IN
51.10	K/VV	UXU	PWM counter value is set for phase control.
			PWM_COUNTER_STATUS
15:0	R	0x0	On PWM output or capture input, reading this register could get
		4	the current value of the PWM 16-bit up-counter.

9.11.6.23 0x010C + N*0x20 PWM Pulse Counter Register (Default Value: 0x0000_0000)

Offset: 0x0100+0x0C+N*0x20 (N=0~7)		N*0x20 (N=0~7)	Register Name: PPCNTR
Bit	Read/Write	Default/Hex	Description
31:16	1	1	/
MyCal	nit yest	WHACSEL WHACS	PWM_RUL_COUNTER_STATUS 100 100 100 100 100 100 100 100 100 10
15:0	R	0x0	On PWM output, reading this register could get the current
			value of the PWM pulse counter.

Offset:0x0100+0x10+N*0x20 (N=0~7)		*0x20 (N=0~7)	Register Name: CCR
Bit	Read/Write	Default/Hex	Description
31:5	/	1	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset:0	x0100+0x10+N	*0x20 (N=0~7)	Register Name: CCR
Bit	Read/Write	Default/Hex	Description
	Meg.	in the	CRLF WE WENT WENT WENT WENT
4	R/W1C	0x0	When the capture channel captures a rising edge, the current value of the 16-bit up-counter is latched to CRLR, and then this bit is set 1 by hardware. Write 1 to clear this bit.
3	R/W1C	0x0	CFLF When the capture channel captures a falling edge, the current value of the 16-bit up-counter is latched to CFLR, and then this bit is set 1 by hardware. Write 1 to clear this bit.
2	R/W	0x0	CRTE Rising edge capture trigger enable
Magar.	R/W	NOXO MIYE	CFTE MAN TRIBUTE TO THE PROPERTY OF THE PROPER
0	R/W	0x0	CAPINV Inverse the signal input from capture channel before 16-bit counter of capture channel. 0: not inverse 1: inverse

9.11.6.25 0x0114 + N*0x20 PWM Capture Rise Lock Register (Default Value: 0x0000_0000)

Offset:0x0100+0x14+N*0x20 (N=0~7)			Register Name: CRLR
Bit	Read/Write	Default/Hex	Description
31:16	1 11/18	May May	1 will will will will I
			CRLR
15:0	R	0x0	When the capture channel captures a rising edge, the current
			value of the 16-bit up-counter is latched to the register.

9.11.6.26 0x0118 + N*0x20 PWM Capture Fall Lock Register (Default Value: 0x0000_0000)

Offset:0x0100+0x18+N*0x20 (N=0~7)		N*0x20 (N=0~7)	Register Name: CFLR
Bit	Read/Write	Default/Hex	Description
31:16	/	/	/





20	,
10,0,	
" Mes	
11.	

Offset:	Offset:0x0100+0x18+N*0x20 (N=0~7)		Register Name: CFLR			
Bit	Read/Write	Default/Hex	Description			
My	rin	my my	CFLR ME ME ME ME ME			
15:0	R	0x0	When the capture channel captures a falling edge, the current			
			value of the 16-bit up-counter is latched to the register.			

nic Acar





9.12 LEDC

9.12.1 Overview

The LEDC is used to control the external LED lamp.

The LEDC has the following features:


- Configurable LED output high-/low-level width
- Configurable LED reset time
- LEDC data supports DMA configuration mode and CPU configuration mode
- Maximum 1024 LEDs serial connect
- LED data transfer rate up to 800 kbit/s
- Configurable RGB display mode
- The default level of non-data output is configurable

Mycer Mycer Mycer

9.12.2 Block Diagram

The following figure shows a block diagram of the LEDC.

Figure 9-95 LEDC Block Diagram



LEDC contains the following sub-blocks:

Table 9-34 LEDC Sub-blocks

Sub-block	Description	
config	register configuration	
control	LEDC timing control and status control	
FIFO	24-bit width x 32 depth	
Data_trans		



9.12.3 Functional Description

9.12.3.1 External Signals

The following table describes the external signals of the LEDC.

Table 9-35 LEDC External Signals

Signal	Description	Туре
LEDC-DO	Intelligent Control LED Signal Output	0

9.12.3.2 Clock Sources


The following table describes the clock sources of the LEDC.

Table 9-36 LEDC Clock Sources

Clock Sources	Description
HOSC	24 MHz
PLL_PERI(1X)	Peripheral Clock. The default value is 600 MHz

9.12.3.3 **LEDC Timing**


Figure 9-96 LEDC Package Output Timing Diagram



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 9-97 LEDC 1-frame Output Timing Diagram



9.12.3.4 LEDC Input Data Structure


The RGB mode of LEDC data is configurable. By default, the data is sent in GRB order, and the higher bit is transmitted first.

Figure 9-98 LEDC Input Data Structure

G7 G6 G5 G4 G3 G2 G1 G0 R7 R6 R5 R4 R3 R2 R1 R0 B7 B6 B5 B4 B3 B2 B1 B0

9.12.3.5 LEDC Typical Circuit


Figure 9-99 LEDC Typical Circuit



C1 is the bypass capacitor of LED light, and its value is usually 100 nF.



9.12.3.6 LEDC Data Input Code



9.12.3.7 LEDC Data Transfer Time


The time parameter of the typical LED specification shows as follows.

Table 9-37 Time Parameters of Typical LED Specification

ТОН	0 code, high-level time	220 ns to 380 ns
TOL	0 code, low-level time	580 ns to 1.6 us
T1H	1 code, high-level time	580 ns to 1.6 us
T1L	1 code, low-level time	220 ns to 420 ns
RESET	Frame unit, low-level time	> 280 us

9.12.3.8 LEDC Data Transfer Mode

Figure 9-101 LEDC Data Transfer Mode



9.12.3.9 LEDC Parameter

1. PAD rate > 800 kbit/s



2. LED number supported:

 $T_{0\text{-code}}$: 800 ns to 1980 ns, $T_{1\text{-code}}$: 800 ns to 2020 ns

When the LED refresh rate is 30 frame/s, LED number supported is (1 s/30-280 us)/((800 ns to 2020 ns)*24) =1024 +to 681.

When the LED refresh rate is 60 frame/s, LED number supported is (1 s/60-280 us)/((800 ns to 2020 ns)*24) =853 +to 338.

9.12.3.10 LEDC Data Transfer

The LEDC supports DMA data transfer mode or CPU data transfer mode. The DMA data transfer mode is set by LEDC_DMA_EN.

Data transfer in DMA mode

When the valid space of internal FIFO is greater than the setting FIFO free space threshold, the LEDC sends DMA_REQ to require DMA to transfer data from DRAM to LEDC. The maximum data transfer size in DMA mode is 16 words. (The internal FIFO level is 32.)

Data transfer in CPU mode

When the valid space of internal FIFO is greater than the setting FIFO free space threshold, the LEDC sends LEDC_CPUREQ_INT to require CPU to transfer data to LEDC. The transfer data size in CPU mode is controlled by software. The internal FIFO destination address is 0x06700014. The data width is 32-bit. (The lower 24-bit is valid.)

9.12.3.11 LEDC Interrupt

Module Name	Description
	FIFO overflow interrupt.
FIFO_OVERFLOW_INT	The data written by external is more than the maximum storage space of LED FIFO, the LEDC will be in data loss state. At this time, software needs to deal with the abnormal situation. The processing mode is as follows.
	The software can query LED_FIFO_DATA_REG to determine which data has been stored in the internal FIFO of LEDC. The LEDC performs soft_reset operation to refresh all data.



Module Name	Description
WAITDATA_TIMEOUT_INT	Wait for data timeout interrupt When internal FIFO of LEDC cannot get data because of some abnormal situation, the timeout interrupt is set after led_wait_data_time, now the LEDC is in WAIT_DATA state, and the LEDC outputs a level state configured by LED_POLARITY; in the course of wait_data, if the new data arrives, the LEDC will continue to send data, at this time the software needs to notice whether the waiting time of the LEDC exceeds the operation time of reset. If the waiting time of the LEDC exceeds the operation time of reset (this is equivalent to reset operation sent by LEDC), the LED may enter in refresh state, the data has not been sent.
FIFO_CPUREQ_INT LEDC_TRANS_FINISH_INT	FIFO request CPU data interrupt When FIFO data is less than a threshold, the interrupt will be reported to the CPU. Data transfer complete interrupt The value indicates that the data configured as total_data_length has been transferred completely.

LEDC interrupt usage scenario:

CPU mode

The software can enable GLOBAL_INT_EN, FIFO_CPUREQ_INT_EN, WAITDATA_TIMEOUT_INT_EN, FIFO_OVERFLOW_INT_EN, LEDC_TRANS_FINISH_INT_EN, and cooperate with LEDC_FIFO_TRIG_LEVEL to use. When FIFO_CPUREQ_INT is set to 1, the software can configure data of LEDC_FIFO_TRIG_LEVEL to LEDC.

DMA mode

The software can enable GLOBAL_INT_EN, WAITDATA_TIMEOUT_INT_EN, FIFO_OVERFLOW_INT_EN, LEDC_TRANS_FINISH_INT_EN, and cooperate with LEDC_FIFO_TRIG_LEVEL to use. When DMA receives LEDC DMA_REQ, DMA can transfer data of LEDC_FIFO_TRIG_LEVEL to LEDC.

9.12.4 Programming Guidelines


9.12.4.1 LEDC Normal Configuration Process

- **Step 1** Configure LEDC_CLK and bus pclk.
- **Step 2** Configure the written LEDC data.



- Step 3 Configure LED TO1 TIMING CTRL REG, LEDC DATA FINISH CNT REG,
 LED RESET TIMING CTRL REG, LEDC WAIT TIMEO CTRL REG, LEDC DMA CTRL REG,
 LEDC INTERRUPT CTRL REG. Configure 0 code, 1-code, reset time, LEDC waiting time, and the number of external connected LEDC and the threshold of DMA transfer data.
- Step 4 Configure LEDC CTRL REG to enable LEDC_EN, the LEDC will start to output data.
- **Step 5** When the LEDC interrupt is pulled up, it indicates the configured data has transferred complete, at this time LED_EN will be set to 0, and the read/write point of LEDC FIFO is cleared to 0.
- **Step 6** Repeat step1, 2, 3, 4 to re-execute a new round of configuration, enable LEDC_EN, the LEDC will start new data transfer.

Figure 9-102 LEDC Normal Configuration Process



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.12.4.2 LEDC Abnormal Scene Processing Flow

11/281

"WASU

MYCS

Mest

MYCSI


MYCS

WAITDATA_TIMEOUT Abnormal Status

- **Step 1** When WAITDATA_TIMEOUT_INT appears, it indicates the internal FIFO data request of LEDC cannot obtain a response, at this time if the default output level is low, then the external LED may think there was a reset operation and cause LED data to be flushed incorrectly.
- **Step 2** The LEDC needs to be performed soft_reset operation (LEDC_SOFT_RESET=1); after soft_reset, the LEDC_EN will be pulled-down automatically, all internal status register and control state machine will return to the idle state, the LEDC FIFO read & write point is cleared to 0, the LEDC interrupt is cleared.
- **Step 3** Setting reset_led_en to 1 indicates LEDC can actively send a reset operation to ensure the external LED lamp in the right state.
- Step 4 The software reads the status of reset_led_en, when the status value is 1, it indicates LEDC does not perform the transmission of LED reset operation; when the status value is 0, the LEDC completes the transmission of LED reset operation.
- **Step 5** When LEDC reset operation finishes, the LEDC data and register configuration need to be re-operated to start re-transmission data operation.








FIFO Overflow Abnormal Status

- **Step 1** When FIFO_OVERFLOW_INT appears, it indicates the data configured by software exceeds the LEDC FIFO space, at this time the redundant data will be lost.
- **Step 2** The software needs to read data in LEDC_FIFO_DATA_X to confirm the lost data.

LEDC_CTRL_REG (reset_led_en=1)



- **Step 3** The software re-configures the lost data to the LEDC.
- Step 4 If the software uses the soft_reset operation, the operation is the same with the timeout abnormal processing flow.



ije,

My Co



9.12.5 Register List

	Module Name	Base Address	- VCSIC	"ACSIL	- VCal	- VCSIC
10	LEDC Me, Me,	0x02008000	M,	M.,	M,	M.

Register Name	Offset	Description
LEDC_CTRL_REG	0x0000	LEDC Control Register
LED_T01_TIMING_CTRL_REG	0x0004	LEDC TO & T1 Timing Control Register
LEDC_DATA_FINISH_CNT_REG	0x0008	LEDC Data Finish Counter Register
LED_RESET_TIMING_CTRL_REG	0x000C	LEDC Reset Timing Control Register
LEDC_WAIT_TIMEO_CTRL_REG	0x0010	LEDC Wait Time0 Control Register
LEDC_DATA_REG	0x0014	LEDC Data Register
LEDC_DMA_CTRL_REG	0x0018	LEDC DMA Control Register
LEDC_INT_CTRL_REG	0x001C	LEDC Interrupt Control Register
LEDC_INT_STS_REG	0x0020	LEDC Interrupt Status Register
LEDC_WAIT_TIME1_CTRL_REG	0x0028	LEDC Wait Time1 Control Register
LEDC_FIFO_DATA_REG	0x0030+0x04*N	LEDC FIFO Data Register

9.12.6 Register Description

9.12.6.1 0x0000 LEDC Control Register (Default Value: 0x0000_003C)

Offset: 0x0000			Register Name: LEDC_CTRL_REG			
Bit	Read/Write	Default/Hex	Description			
31:29	1 Mag	West Mil	39 Mage Mage Mage Mage Mage			
		0x0	TOTAL_DATA_LENGTH Total length of transfer data (range: 0 to 8K, unit: 32-bit, only low 24-bit is valid)			
28:16	R/W		The field is recommended to be set to an integer multiple of (LED_NUM+1).			
	If TOTAL_DATA_LENGTH is greater than (LED_NUM+1), but non-integer multiple, the last frame of data will transfer data less than (LED_NUM+1).					
15:11	/	/	/			
10	R/W	0x0	RESET_LED_EN Write operation:			



Offset: 0x0000			Register Name: LEDC_CTRL_REG			
Bit	Read/Write	Default/Hex	Description	est est	est est	
	M3.	neg, neg	The software writes 1 to the bit, the CPU trigger transfer a reset to LED. Only when LEDC is in IDLE status, the reset can be p After the reset finished, the control state machine the IDLE status. To return LEDC to the IDLE status, it a to be used with SOFT_RESET. When the software sets the bit, the software can re-			
			to check if the reset			
			Read operation:			
		44			the LED reset operation mission of the LED reset	
9	1	1	1		40.	
More	nt les	William William	LED_RGB_MODE 000 GRB (bypass) 001 GBR 010 RGB 011 RBG 100 BGR 101 BRG By default, the software configures data to LEDC according GRB (MSB) mode, the LEDC internal combines data to output the external LED. Other modes configure as follows.			
8:6	R/W	0x0	Software Input Mode	Configuration	LEDC Output Mode	
,	L.	n,	71.	1000	GRB ""	
				001	GBR	
			GRB	010	RGB	
				011	RBG	
				100	BGR	
				101	BRG	
				000	GBR	
			GBR	001	GRB	
				010	BGR	
				011	BRG	





Offset: 0x0000			Register Name: LEDC_CTRL_REG			
Bit	Read/Write	Default/Hex	Description	Test Test		
	MA	Me The	1/2	100 10	RGB with with	
				101	RBG	
				000	RGB	
				001	RBG	
			DCD.	010	GRB	
			RGB	011	GBR	
				100	BRG	
				101	BGR	
				000	RBG	
				001	RGB	
20	The	Car.	A DDC	010	BRG	
Mycan	withco	with the	RBG WEST	1011 MYC	BGR MY	
				100	GRB	
			. 1	101	GBR	
				000	BGR	
			I Va	001	BRG	
			BRG WHYCH	010	GBR	
				011	GRB	
				100	RBG	
				101	RGB	
				000	BRG	
20	20			001	BGR	
West	MACSI	whycar why		1010 HH	RBG MYCO	
				011	RGB	
				100	GBR	
				101	GRB	
			LED_MSB_TOP			
5	R/W	0x1	Adjust sequence of the combined GRB data			
		0: LSB				
			1: MSB			
4 R/W 0x1 LED_MSB_G MSB control for Green data		en data				
7		OXT	0: LSB			



Offset: 0x0000			Register Name: LEDC_CTRL_REG
Bit	Read/Write	Default/Hex	Description
all?	illy	the the	1: MSB M ² M ² M ² M ² M ²
3	R/W	0x1	LED_MSB_R MSB control for Red data 0: LSB 1: MSB
2	R/W	0x1	LED_MSB_B MSB control for Blue data 0: LSB 1: MSB
nyceri 1	R/W1C	oxo	LEDC_SOFT_RESET LEDC soft reset Write 1 to clear it automatically. The ranges of LEDC soft reset include the following points: all internal status registers, the control state machine returns to in idle status, the LEDC FIFO read & write point is cleared to 0, the LEDC interrupt is cleared; and the affected registers are followed. 1.LEDC_CTRL_REG (LEDC_EN is cleared to 0); 2. PLL_TO&1_TIMING_CTRL_REG remains unchanged; 3. LEDC_DATA_FINISH_CNT_REG (LEDC_DATA_FINISH_CNT is cleared to 0);
Medi	Will delt	uthy car	4.LED_RESET_TIMING_CTRL_REG remains unchanged; 5. LEDC_WAIT_TIME_CTRL_REG remains unchanged; 6. LEDC_DMA_CTRL_REG remains unchanged; 7. LEDC_INTERRUPT_CTRL_REG remains unchanged; 8.LEDC_INT_STS_REG is cleared to 0; 9. LEDC_CLK_GATING_REG remains unchanged; 10.LEDC_FIFO_DATA_REG remains unchanged; LEDC_EN
0	R/W	0x0	LEDC Enable 0: Disable 1: Enable That the bit is enabled indicates LEDC can be started when LEDC data finished transmission or LEDC_EN is cleared to 0 by hardware in LEDC_SOFT_RESET situation.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.12.6.2 0x0004 LEDC TO & T1 Timing Control Register (Default Value: 0x0286_01D3)

whycar	Offset: 0x0004		My My My	Register Name: LED_T01_TIMIN
	Bit	Read/Write	Default/Hex	Description
	24.27	,	,	,

Offset: 0	1X0004	Krin Krin	Register Name: LED_T01_TIMING_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:27	/	/	
			T1H_TIME
			LED T1H time
26:21	R/W	0x14	Unit: cycle (24 MHz), T1H_TIME =42 ns*(N+1)
			The default value is 882 ns, the range is 80 ns-2560 ns.
			N: 1–3F. When is 0, T1H_TIME = 3F
			T1L_TIME
			LED T1L time
20:16	R/W	0x6	Unit: cycle (24 MHz), T1L_TIME =42 ns*(N+1)
			The default value is 294 ns, the range is 80 ns–1280 ns.
Mcan	ilycall	invester inv	N: 1–1F. When is 0, T1L_TIME = 1F
15:11	1"	1	
			TOH_TIME
			LED T0h time
10:6	R/W	0x7	Unit: cycle (24 MHz), T0H_TIME =42 ns*(N+1)
		4	The default value is 336 ns, the range is 80 ns-1280 ns.
			N: 1–1F. When is 0, T0H_TIME = 1F
			TOL_TIME
			LED T0I time
5:0	R/W	0x13	Unit: cycle (24 MHz), TOL_TIME =42 ns*(N+1)
			The default value is 840 ns, the range is 80 ns-2560 ns.
			N: 1–3F. When is 0, TOL_TIME = 3F

9.12.6.3 0x0008 LEDC Data Finish Counter Register (Default Value: 0x1D4C_0000)

Offset: 0x0008			Register Name: LEDC_DATA_FINISH_CNT_REG
Bit	Read/Write	Default/Hex	Description
31:30	/	/	/



Offset: 0x0008			Register Name: LEDC_DATA_FINISH_CNT_REG
Bit	Read/Write	Default/Hex	Description
WA	NA STAN	ile sin	LED_WAIT_DATA_TIME
29:16	R/W	0x1D4C	The value is the time that internal FIFO in LEDC is waiting for data. When the time is exceeded, the LEDC will send the wait_data_timeout_int interrupt. (This is an abnormal situation, software needs to reset LEDC.) The value is about 300 us by default. The adjust range is 80 ns-655 us. led_wait_data_time=42ns*(N+1). N: 1-1FFF. When the field is 0, LEDC_WAIT_DATA_TIME=1FFF
15:13	/	1	1
		17	LED_DATA_FINISH_CNT
12:0	R	0x0	The value is the total LED data that have been sent. (Range: 0–
VCSIL	,carr	ICSP.	(8k) (8k) (8k)

9.12.6.4 0x000C LEDC Reset Timing Control Register (Default Value: 0x1D4C_0000)

Offset: 0x000C			Register Name: LED_RESET_TIMING_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:29	/	/	1
			TR_TIME
			Reset time control of LED lamp
28:16	R/W	0x1D4C	Unit: cycle (24 MHz), tr_time=42 ns*(N+1)
28.10	Ny VV	0X1D4C	The default value is 300 us.
Cal	,c3(Mest	The adjust range is 80 ns 327 us.
Med	MAS	kitin skitin	N: 1-1FFF ^N N ^N N ^N N ^N N ^N
15:10	1	1	/
			LED_NUM
			The value is the number of external LED lamp. Maximum up to
9:0	R/W	0x0	1024.
			The default value 0 indicates that 1 LED lamp is external
			connected. The range is from 0 to 1023.



9.12.6.5 0x0010 LEDC Wait Time 0 Control Register (Default Value: 0x0000_00FF)

Offset:	0x0010	whycall why	Register Name: LEDC_WAIT_TIMEO_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:9	/	/	1
8	R/W	0x0	WAIT_TIMO_EN WAIT_TIMEO enable When it is 1, the controller automatically inserts waiting time between LED package data. 0: Disable 1: Enable
7:0	R/W	OxFF	TOTAL_WAIT_TIME0 Waiting time between 2 LED data. The LEDC output is low level. The adjust range is 80 ns–10 us. Wait time0=42 ns*(N+1)

9.12.6.6 0x0014 LEDC Data Register (Default Value: 0x0000_0000)

Offset: 0x0014			Register Name: LEDC_DATA_REG
Bit	Read/Write	Default/Hex	Description
31:0	-0)4/	0x0	LEDC DATA
31.0	W		LED display data (the lower 24-bit is valid)

N: 1-FF

9.12.6.7 0x0018 LEDC DMA Control Register (Default Value: 0x0000_002F)

Offset: 0x0018			Register Name: LEDC_DMA_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:6	/	/	/
5 R/		0x1	LEDC_DMA_EN
	R/W		LEDC DMA request enable
	N/ VV		0: Disable request of DMA transfer data
			1: Enable request of DMA transfer data

NC3S

:MC8

1286



Offset: 0x0018			Register Name: LEDC_DMA_CTRL_REG
Bit	Read/Write	Default/Hex	Description
W.J.	in	iles illes	LEDC_FIFO_TRIG_LEVEL WE WAS TO THE WAY THE W
			The remaining space of internal FIFO in LEDC
			The internal FIFO in LEDC is 24*32.
			When the remaining space of internal FIFO in LEDC is more than
4:0	R/W	0x0F	or equal to LEDFIFO_TRIG_LEVEL, the DMA or the CPU request
			will generate. The default value is 15.
			The adjusted value is from 1 to 31. The recommended
			configuration is 7 or 15. When the configuration value is 0,
			LEDFIFO_TRIG_LEVEL=F.

9.12.6.8 0x001C LEDC Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x001C			Register Name: LEDC_INTERRUPT_CTRL_REG
Bit	Read/Write	Default/Hex	Description
31:6	1		/
			GLOBAL_INT_EN
5	R/W	0x0	Global interrupt enable
	TI, VV	OXO	0: Disable
			1: Enable
			FIFO_OVERFLOW_INT_EN
			FIFO overflow interrupt enable
4	R/W	0x0	When the data written by the software is more than the internal
	11,7 4		FIFO level of LEDC, the LEDC is in the data loss state.
SI	e de la companya della companya della companya de la companya della companya dell	CSIT .	0: Disable
MAC	while	Why Why	1: Enable of with with with with
			WAITDATA_TIMEOUT_INT_EN
			The internal FIFO in LEDC cannot get data because of some
3	R/W	0x0	abnormal situation, after the time of led_wait_data_time, the
	.,, .,		interrupt will be enabled.
			0: Disable
			1: Enable
2	/	1	/
			FIFO_CPUREQ_INT_EN
1 R/W	D /\A/	0.0	FIFO request CPU data interrupt enable
	IN/ VV	0x0	0: Disable
			1: Enable



Offset: 0x001C			Register Name: LEDC_INTERRUPT_CTRL_REG
Bit	Read/Write	Default/Hex	Description &
W.J.	Mil	illy illy	LED_TRANS_FINISH_INT_EN
	R/W	0x0	Data transmission complete interrupt enable
0			0: Disable
			1: Enable

9.12.6.9 0x0020 LEDC Interrupt Status Register (Default Value: 0x0002_0000)

Offset: 0)x0020	64	Register Name: LEDC_INT_STS_REG
Bit	Read/Write	Default/Hex	Description
31:18	1	7	1
13h	Ringlest	0×1° ,464	FIFO_EMPTY Status flag
16	R	0x0	FIFO_FULL FIFO full status flag
			FIFO_WLW
15:10	R	0x0	FIFO internal valid data depth It indicates the space FIFO has been occupied.
9:5	/	/	
			FIFO_OVERFLOW_INT
			FIFO overflow interrupt
		,	The data written by external is more than the maximum storage
			space of LED FIFO, the LEDC will be in the data loss state. At this
20	200	20	time, the software needs to deal with the abnormal situation.
40	R/W1C	0,00	The processing mode is as follows.
			(1) The software can query LED_FIFO_DATA_REG to determine
			which data has been stored in the internal FIFO of LEDC.
			(2) The LEDC performs soft_reset operation to refresh all data.
			0: FIFO not overflow
			1: FIFO overflow

Wille



Offset: 0x0020			Register Name: LEDC_INT_STS_REG
Bit	Read/Write	Default/Hex	Description
	ries .	iles ille	WAITDATA_TIMEOUT_INT
3	R/W1C	0x0	When internal FIFO of LEDC cannot get data because of some abnormal situation, after led_wait_data_time, the timeout interrupt is set, the LEDC is in WAIT_DATA state, the LEDC outputs a level state configured by LED_POLARITY; in the course of wait_data, if the new data arrives, the LEDC will continue to send data, at this time software needs to notice whether the waiting time of LEDC exceeds the operation time of reset. If the waiting time of LEDC exceeds the operation time of reset (this is equivalent to reset operation sent by LEDC), the LED may enter in refresh state, the data has not been sent.
			0: LEDC not timeout 1: LEDC timeout
, 2 .81	1 Hregg	Meen My	Mar Mar Mar
			FIFO_CPUREQ_INT FIFO request CPU data interrupt
1	R/W1C	0x0	When FIFO data is less than the threshold, the interrupt will be reported to the CPU.
			0: FIFO does not request that CPU transfers data
			1: FIFO requests that CPU transfers data
		7	LED_TRANS_FINISH_INT Data transfer complete interrupt
0	R/W1C	0x0	The value indicates that the data configured as total_data_length is transferred completely. O: Data is not transferred completely
20	26	20	1: Data is transferred completely

9.12.6.10 0x0028 LEDC Wait Time 1 Control Register (Default Value: 0x01FF_FFFF)

Offset: 0x0028			Register Name: LEDC_WAIT_TIME1_CTRL_REG
Bit	Read/Write Default/Hex		Description
			WAIT_TIM1_EN
			0: Disable
31	R/W	0x0	1: Enable
	IV VV	WAIT_TIME1 enable	
			When the bit is 1, the controller automatically inserts the
			waiting time between the LED frame data.



			,	_
		,	~	Ĺ
	-	rì		۲

Offset: 0x0028			Register Name: LEDC_WAIT_TIME1_CTRL_REG			
Bit	Read/Write	Default/Hex	Description			
N. S.	MA	illy illy	TOTAL_WAIT_TIME1 WT WT WT			
			Waiting time between 2 frame data.			
			The LEDC output is low level.			
30:0	R/W	0x01FFFFFF	The adjust range is 80 ns-85 s. wait_time1=42 ns*(N+1)			
			Unit: cycle (24 MHz)			
			N: 0x80-0x7FFFFFFF			
			If the value is 0, TOTAL_WAIT_TIME1=0x7FFFFFFF			

9.12.6.11 0x0030+N*0x04 LEDC FIFO Data Register X (Default Value: 0x0000_0000)

					_
			(Š	/
		d	C	٥	-
N	ì	ч	Ĭ		
112	ν.				

Offset:	Offset: 0x0030+N*0x04 (N=0-31)		Register Name: LEDC_FIFO_DATA_X
Bit	Read/Write	Default/Hex	Description Man Man Man Man Man Man Man Man Man Ma
			LEDC_FIFO_DATA_X
31:0	R	0x0	Internal FIFO data of LEDC
			The lower 24-bit is valid.

Mesu

THICST MINEST

car "Hycar

inger mi

MYCOL

MHYCAR

MACAL



9.13 EMAC

9.13.1 Overview

The Ethernet Medium Access Controller (EMAC) enables a host to transmit and receive data over Ethernet in compliance with the IEEE 802.3-2002 standard. It supports 10/100/1000 Mbit/s external PHY with RMII/RGMII interface in full-duplex and half-duplex modes. The internal DMA is designed for packet-oriented data transfers based on a linked list of descriptors.

The EMAC has the following features:

- One 10/100/1000 Mbit/s Ethernet port with reduced gigabit media independent interface (RGMII) and reduced media independent interface (RMII) interfaces, for connecting the external EPHY
- Compliant with IEEE 802.3-2002 standard
- Provides the management data input/output (MDIO) interface for PHY device configuration and management with configurable clock frequencies
- Supports both full-duplex and half-duplex operations
- Programmable frame length to support Standard or Jumbo Ethernet frames with sizes up to 16 KB
- Supports a variety of flexible address filtering modes
- Separate 32-bit status returned for transmission and reception packets
- Optimization for packet-oriented DMA transfers with frame delimiters
 - Supports linked-list descriptor list structure
 - Descriptor architecture, allowing large blocks of data transfer with minimum CPU intervention; each descriptor can transfer up to 4 KB of data
 - Comprehensive status reporting for normal operation and transfers with errors
- 4 KB TXFIFO for transmission packets and 16 KB RXFIFO for reception packets
- Programmable interrupt options for different operational conditions

9.13.2 Block Diagram

The following figure shows the block diagram of EMAC.


"WACSU

inde

1291



Figure 9-105 EMAC Block Diagram



9.13.3 Functional Description

9.13.3.1 External Signals

The following table describes the pin mapping of EMAC.

Table 9-38 EMAC Pin Mapping

Pin Name	RGMII	RMII
RGMII-RXD3	RXD3	1
RGMII-RXD2	RXD2	1
RGMII-RXD1/RMII-RXD1	RXD1	RXD1
RGMII-RXD0/RMII-RXD0	RXD0	RXD0
RGMII-RXCKHCO	RXCK INTER MINISTRA	1 mycon mycon mycon
RGMII-RXCTRL/RMII-CRS-DV	RXCTL	CRS-DV
RGMII-TXD3	TXD3	/
RGMII-TXD2	TXD2	1
RGMII-TXD1/RMII-TXD1	TXD1	TXD1
RGMII-TXD0/RMII-TXD0	TXD0	TXD0
RGMII-TXCK/RMII-TXCK	ТХСК	ТХСК
RGMII-TXCTRL/RMII-TXEN	TXCTL	TXEN
RGMII-CLKIN/ RMII-RXER	CLKIN	RXER
MDC	MDC	MDC
MDIO	MDIO	MDIO

My Col



Pin Name	RGMII	RMII
ERHY-25M	EPHY-25M	EPHY-25M

The following table describes the pin list of RGMII.

Table 9-39 EMAC RGMII Pin List

Pin Name	Description	Туре
RGMII-TXD[3:0]	EMAC RGMII transmit data	0
RGMII-TXCTRL	EMAC RGMII transmit control	0
RGMII-TXCK	EMAC RGMII transmit clock	0
RGMII-RXD[3:0]	EMAC RGMII receive data	I
RGMII-RXCTRL	EMAC RGMII receive control	
RGMII-RXCK	EMAC RGMII receive clock	1 car car
RGMII-CKIN	EMAC RGMII 125M reference clock input	My My
MDC	EMAC management data clock	0
MDIO	EMAC management data input output	1/0
EPHY-25M	25 MHz output for EMAC PHY	0

The following table describes the pin list of RMII.

Table 9-40 EMAC RMII Pin List

Pin Name	Description	Туре
RMII-TXD[1:0]	EMAC RMII transmit data	0
RMII-TXEN	EMAC RMII transmit enable	0
RMII-TXCK-in in	EMAC RMII transmit clock	ike ike
RMII-RXD[1:0]	EMAC RMII receive data	I
RMII-CRS-DV	EMAC RMII receive data valid	I
RMII-RXER	EMAC RMII receive error	I
MDC	EMAC management data clock	0
MDIO	EMAC management data input output	1/0
EPHY-25M	25 MHz output for EMAC PHY	0



9.13.3.2 Clock Characteristics

WACSU.

The following table describes the clock of EMAC.

WACSEL.

MYCAN

1182KM

14cs1

Table 9-41 EMAC Clock Characteristics

Clock Name	Description	Туре
RGMII0-TXCK/RMII0-TXCK	In RGMII mode, output 2.5 MHz/25 MHz/125 MHz. In RMII mode, input 5 MHz/50 MHz.	0/I
RGMII0-RXCK	In RGMII mode, input 2.5 MHz/25 MHz/125 MHz. In RMII mode, no input.	I
RGMIIO-CLKIN	In RGMII mode, input 125M Reference Clock. In RMII mode, no clock.	I

9.13.3.3 Typical Application


Mesu

MACSIC

.inycar

, ican

Figure 9-106 EMAC Typical Application



9.13.3.4 EMAC RX/TX Descriptor


The internal DMA of EMAC transfers data between host memory and internal RX/TX FIFO by a linked list of descriptors. Each descriptor consists of four words and contains some necessary information to transfer TX and RX frames. The following figure shows the descriptor list structure. The address of each descriptor must be 32-bit aligned.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

1294



Figure 9-107 EMAC RX/TX Descriptor List



9.13.3.5 TX Descriptor

1st Word of TX Descriptor

Bits	Description
31	TX_DESC_CTL When set, the current descriptor can be used by DMA. This bit is cleared by DMA when the whole frame is transmitted or all data in the buffer of the current descriptor are transmitted.
30:17	Reserved
16	TX_HEADER_ERR When set, the checksum of the header for the transmitted frame is wrong.
15	Reserved
14	TX_LENGHT_ERR When set, the length of the transmitted frame is wrong.
13	Reserved & & &
12	TX_PAYLOAD_ERR with with with with with with with with
11	Reserved
10	TX_CRS_ERR When set, the carrier is lost during transmission.
9	TX_COL_ERR_0 When set, the frame is aborted because of a collision after the contention period.
8	TX_COL_ERR_1 When set, the frame is aborted because of too many collisions.
7	Reserved



Bits	Description							
6:3	TX_COL_CNT The number of collisions before transmission.							
2	TX_DEFER_ERR							
	When set, the frame is aborted because of too much deferral.							
1	TX_UNDERFLOW_ERR							
1	When set, the frame is aborted because of the TX FIFO underflow error.							
	TX_DEFER							
0	When set in Half-Duplex mode, the EMAC defers the frame transmission.							

2nd Word of TX Descriptor

Bits	Description					
Near	TX_INT_CTL WENT WENT WENT WENT WENT					
31	When it is set and the current frame has been transmitted, the TX_INT in Interrupt Status					
	Register will be set.					
20	LAST_DESC					
30	When it is set, the current descriptor is the last one of the current frame.					
29	FIR_DESC					
29	When it is set, the current descriptor is the first one of the current frame.					
28:27	CHECKSUM_CTL					
20.27	These bits control to insert checksum in the transmit frame.					
20	CRC_CTL					
26	When it is set, the CRC field is not transmitted.					
25:11	Reserved					
(10:0	BUF _L SIZE West West West West West					
) ±0.0	The size of the buffer specified by the current descriptor.					

3rd Word of TX Descriptor

Bits	Description
31:0	BUF_ADDR
	The address of the buffer specified by the current descriptor.



4th Word of TX Descriptor

Bits	Description	st "Whest	Mycan	Mycan	MACSIC	Mycan	Mycan	
21.0	NEXT_DESC_ADD	R	4.	4.	4.	4.	4.	
31:0	The address of the next descriptor. It must be 32-bit aligned.							

9.13.3.6 RX Descriptor

1st Word of RX Descriptor

	The address of the next descriptor. It must be 32-bit aligned.						
RX Descri	ptor of RX Descriptor						
Bits	Description						
	RX_DESC_CTL						
31	When it is set, the current descriptor can be used by DMA. This bit is cleared by DMA when the						
200	complete frame is received or the buffer of the current descriptor is full.						
M140	RX_DAF_FAIL, IT , IT'S						
30	When it is set, the current frame does not pass the DA filter.						
	RX_FRM_LEN						
	When LAST_DESC is not set and no error bit is set, this field is the length of received data for						
29:16	the current frame.						
	When LAST_DESC is set, RX_OVERFLOW_ERR and RX_NO_ENOUGH_BUF_ERR are not set, this						
	field is the length of the received frame.						
15	Reserved						
14	RX_NO_ENOUGH_BUF_ERR						
	When it is set, the current frame is clipped because of no enough buffer.						
13	RX_SAF_FAIL						
13	When it is set, the current fame does not pass the SA filter.						
12	Reserved Maria Maria Maria Maria Maria Maria Maria						
11	RX_OVERFLOW_ERR						
11	When it is set, a buffer overflow error occurred and the current frame is wrong.						
10	Reserved						
9	FIR_DESC						
9	When it is set, the current descriptor is the first descriptor of the current frame.						
8	LAST_DESC						
0	When it is set, the current descriptor is the last descriptor of the current frame.						
7	RX_HEADER_ERR						
7	When it is set, the checksum of the frame header is wrong.						



Bits	Description
**************************************	RX_COL_ERR When it is set, there is a late collision during the reception in half-duplex mode.
5	Reserved
4	RX_LENGTH_ERR When it is set, the length of the current frame is wrong.
3	RX_PHY_ERR When it is set, the receive error signal from PHY is asserted during the reception.
2	Reserved
1	RX_CRC_ERR When it is set, the CRC field of the received frame is wrong.
0	RX_PAYLOAD_ERR When it is set, the checksum or length of the payload for the received frame is wrong.

2nd Word of RX Descriptor

Bits	Description
31	RX_INT_CTL
31	When it is set and a frame has been received, the RX_INT will not be set.
30:11	Reserved
10:0	BUF_SIZE
	The size of the buffer is specified by the current descriptor.

3rd Word of RX Descriptor

Bits	Description	MyCo	whyco	MyCo.	whyco	whyco	why co.	MHYCO
21.0	BUF_ADDR							
31:0	The address of the buffer specified by the current descriptor.							

4th Word of RX Descriptor

Bits	Description
31:0	NEXT_DESC_ADDR
	The address of the next descriptor. This field must be 32-bit aligned.



9.13.4 Programming Guidelines

9.13.4.1 EMAC System Configuration

Perform the following steps:

- **Step 1** Write 0 to **EMAC BGR REG**[bit16] to assert the module reset.
- **Step 2** Write 1 to **EMAC BGR REG**[bit16] to deassert the module reset.
- Step 3 Write 1 to EMAC BGR REG[bit0] to enable the bus clock of the module.
- **Step 4** Configure the pin interfaces of EMAC by setting GPIO module.
- Step 5 Configure EMAC EPHY CLK REGO to set the transmission clock source of RGMII/RMII.

For RGMII RXCLK/CLK125M:

In RGMII mode, in addition to the configuration of the transmission clock source, it is generally necessary to adjust the timing by configuring the transmission clock delay, reception clock delay, transmission clock reverse, reception clock reverse.

- Write 0 to the bit[13] and write 1 to the bit[2] to select the RGMII interface.
- If selecting RXCLK as the clock source of RGMII, write 2 to the bit[1:0]; if selecting CLK125M as the clock source of RGMII, write 1 to the bit[1:0].
- Write 0 to the bit[3], write 0 to the bit[4], write 31 to the bit[9:5], and write 7 to the bit[12:10] to transmit the reception sequence adjustment.

For RMII TXCLK:

- Write 1 to the bit[13] and write 0 to the bit[2] to select the RMII interface.
- Write 0 to the bit[0] to select TXCLK as the clock source of RMII.

The configuration value of **EMAC_EPHY_CLK_REGO** can refer to the following table.

Table 9-42 EMAC_EPHY_CLK_REGO Configuration Value

EMAC_EPHY	PHY_SEL	RMII_EN	ETXDC	ERXDC	ERXIE	ETXIE	RMII/	ETCS
_CLK_REG0							RGMII	
	Bit15	Bit13	Bit[12:10]	Bit[9:5]	Bit4	Bit3	Bit2	Bit[1:0]
RGMII	0	0	7	31	0	0	1	1/2
RMII	0	1	0	0	0	0	0	0

9.13.4.2 EMAC Initialization

Step 1 Write 1 to **EMAC BASIC CTL1**[bit0] to perform the software reset.



- Step 2 Write 1 to EMAC BASIC CTL1[bit1] to set the DMA priority of TX/RX.
- Step 3 Configure EMAC TX CTL1 and EMAC RX CTL1 to set the configuration of DMA TX and DMA RX
- **Step 4** Configure **EMAC INT EN** to set the corresponding interrupts and shield the needless interrupts.
- Step 5 Configure <u>EMAC_TX_DMA_LIST</u> and <u>EMAC_RX_DMA_LIST</u> to set the first address of the TX descriptor and the RX descriptor, respectively.
- Step 6 Configure <u>EMAC TX CTLO</u> and <u>EMAC RX CTLO</u> to set the TX and RX parameters. Configure <u>EMAC BASIC CTLO</u> to set the speed, duplex mode, loopback configuration. (If enabled the autonegotiation, the configuration is performed as a result of the negotiation)
- **Step 7** Configure **EMAC_RX_FRM_FLT** to set the RX frame filter.
- **Step 8** Configure **EMAC TX FLOW CTL** and **EMAC RX CTL0** to set the control mechanism of TX and RX.
- **Step 9** Clear all interrupt flags.
- Step 10 Write 1 to EMAC TX CTLO[bit31] and write 1 to EMAC RX CTLO[bit31] to enable the TX and RX functions.

9.13.5 Register List

Module Name	Base Address
EMAC	0x04500000

Register Name	Offset	Description
EMAC_BASIC_CTL0	0x0000	EMAC Basic Control Register0
EMAC_BASIC_CTL1	0x0004	EMAC Basic Control Register1
EMAC_INT_STA	0x0008	EMAC Interrupt Status Register
EMAC_INT_EN	0x000C	EMAC Interrupt Enable Register
EMAC_TX_CTL0	0x0010	EMAC Transmit Control Register0
EMAC_TX_CTL1	0x0014	EMAC Transmit Control Register1
EMAC_TX_FLOW_CTL	0x001C	EMAC Transmit Flow Control Register
EMAC_TX_DMA_DESC_LIST	0x0020	EMAC Transmit Descriptor List Address Register
EMAC_RX_CTL0	0x0024	EMAC Receive Control Register0
EMAC_RX_CTL1	0x0028	EMAC Receive Control Register1
EMAC_RX_DMA_DESC_LIST	0x0034	EMAC Receive Descriptor List Address Register
EMAC_RX_FRM_FLT	0x0038	EMAC Receive Frame Filter Register
EMAC_RX_HASH0	0x0040	EMAC Hash Table Register0



Register Name	Offset	Description	
EMAC_RX_HASH1	0x0044	EMAC Hash Table Register1	
EMAC_MII_CMD	0x0048 ull	EMAC Management Interface Command Register	
EMAC_MII_DATA	0x004C	EMAC Management Interface Data Register	
EMAC_ADDR_HIGH0	0x0050	EMAC MAC Address High Register0	
EMAC_ADDR_LOW0	0x0054	EMAC MAC Address Low Register0	
EMAC_ADDR_HIGHN	0x0050+0x08*N	FNACAMAC Address High Degister N/N/ 4, 7	
EMAC_ADDK_HIGHN	(N=1-7)	EMAC MAC Address High Register N (N=1-7)	
EMAC_ADDR_LOWN	0x0054+0x08*N	EMAC MAC Address Low Register N (N=1-7)	
	(N=1-7)		
EMAC_TX_DMA_STA	0x00B0	EMAC Transmit DMA Status Register	
EMAC_TX_CUR_DESC	0x00B4	EMAC Current Transmit Descriptor Register	
EMAC_TX_CUR_BUF	0x00B8	EMAC Current Transmit Buffer Address Register	
EMAC_RX_DMA_STA	0x00C0/5/5	EMAC Receive DMA Status Register	
EMAC_RX_CUR_DESC	0x00C4	EMAC Current Receive Descriptor Register	
EMAC_RX_CUR_BUF	0x00C8	EMAC Current Receive Buffer Address Register	
EMAC_RGMII_STA	0x00D0	EMAC RGMII Status Register	

9.13.6 Register Description

9.13.6.1 0x0000 EMAC Basic Control Register0 (Default Value: 0x0000_0000)

Offset	: 0x0000		Register Name: EMAC_BASIC_CTL0
Bit	Read/Write	Default/Hex	Description
31:4	1	1	
West of the state	MUNG	Who I Who	SPEED MY MY MY MY MY
			EMAC Working Speed
2.2	3:2 R/W	0x0	00: 1000 Mbit/s
3.2			01: Reserved
			10: 10 Mbit/s
			11: 100 Mbit/s
			LOOPBACK
1	1 R/W	0x0	EMAC Loopback Mode For Test
1			0: Disable
			1: Enable



Offset: 0x0000			Register Name: EMAC_BASIC_CTL0
Bit	Read/Write	Default/Hex	Description
My Coll	WH/Call	Mycat. Myc	DUPLEX, Hotel Mycel Mycel Mycel
0	R/W	0x0	EMAC Transfer Mode
U	r/vv	OXO	0: Half-duplex
			1: Full-duplex

9.13.6.2 0x0004 EMAC Basic Control Register1 (Default Value: 0x0800_0000)

Offset: 0	Offset: 0x0004		Register Name: EMAC_BASIC_CTL1
Bit	Read/Write	Default/Hex	Description
31:30	1	1	/
29:24	R/W	0x8	BURST_LEN The burst length of RX and TX DMA transfer.
23:2	1	1	
			RX_TX_PRI
1	R/W	0x0	RX TX DMA Priority
1	N/ W	OXO	0: Same priority
			1: RX priority is over TX
			SOFT_RST
			Soft Reset all Registers and Logic
		0x0	0: No valid
0	R/W		1: Reset
			All clock inputs must be valid before soft reset. This bit is
			cleared internally when the reset operation is completed fully.
(C31)	Jest .	JC817 JC8	Before writing any register, this bit should read a 0.

9.13.6.3 0x0008 EMAC Interrupt Status Register (Default Value: 0x4000_0000)

Offset:	Offset: 0x0008		Register Name: EMAC_INT_STA
Bit	Read/Write	Default/Hex	Description
31:17	R	0x2000	Reserved
		RGMII_LINK_STA_P	
			RMII Link Status Changed Interrupt Pending
16	R/W1C	0x0	0: No Pending
			1: Pending
			Write '1' to clear it.



Offse	ffset: 0x0008		Register Name: EMAC_INT_STA
Bit	Read/Write	Default/Hex	Description
15:14	1 WHORE	My Can	Net "Helet "Helet "Helet "Helet "Helet
13	R/W1C	0x0	RX_EARLY_P RX DMA Filled First Data Buffer of the Receive Frame Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.
12	R/W1C	0x0	RX_OVERFLOW_P RX FIFO Overflow Error Interrupt Pending 0: No Pending 1: Pending Write '1' to clear it.
White all	whitestr	"HAGE	RX_TIMEOUT_P RX Timeout Interrupt Pending
11	R/W1C	0x0	0: No Pending 1: Pending Write '1' to clear it. When this bit is asserted, the length of the
			received frame is greater than 2048 bytes (10240 when JUMBO_FRM_EN is set)
10	R/W1C	0x0	RX_DMA_STOPPED_P When this bit asserted, the RX DMA FSM is stopped.
			RX_BUF_UA _P RX Buffer UA Interrupt Pending 0: No Pending 1: Pending
9,6	R/W16	0x0&C	Write '1' to clear it. When this bit is asserted, the RX DMA cannot acquire the next RX descriptor and RX DMA FSM is suspended. The ownership of the next RX descriptor should be changed to RX DMA. The RX DMA FSM will resume when the RX_DMA_START is written or the next receive frame is coming.
			RX_P Frame RX Completed Interrupt Pending 0: No Pending
8	R/W1C	0x0	1: Pending Write '1' to clear it. When this bit is asserted, a frame reception is completed. The RX DMA FSM remains running.
7:6	/	/	/
7:6	/	/	Write '1' to clear it. When this bit is asserted, a frame reception completed. The RX DMA FSM remains running.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset	: 0x0008		Register Name: EMAC_INT_STA
Bit	Read/Write	Default/Hex	Description
MyCal	M/ACS!	Myest .	TX_EARLY_RYE MYE MYE MYE
	,		Total interrupt pending which the frame is transmitted to FIFO
5	R/W1C	0x0	0: No Pending
			1: Pending
			Write '1' to clear it.
			TX_UNDERFLOW_P
			TX FIFO Underflow Interrupt Pending
4	R/W1C	0x0	0: No Pending
			1: Pending
		CX	Write '1' to clear it.
			TX_TIMEOUT_P
			Transmitter Timeout Interrupt Pending
320	R/W1C	0x0	Q⊗No Pending⊗
My.	MA	" Salu	1: Pending with with with with the same with
`			Write '1' to clear it.
			TX_BUF_UA_P
			TX Buffer UA Interrupt Pending
			0: No Pending
2	R/W1C	0x0	1: Pending
	.,		When this asserted, the TX DMA can not acquire the next TX
			descriptor and the TX DMA FSM is suspended. The ownership of
			the next TX descriptor should be changed to TX DMA. The TX DMA
			FSM will resume when writing to TX_DMA_START bit.
			TX_DMA_STOPPED_P
200	- 6		Transmission DMA Stopped Interrupt Pending
13C	R/W1C	0x031	OpiNo Pending
			1: Pending
			Write '1' to clear it.
			TX_P
			Frame Transmission Interrupt Pending
0	R/W1C	0x0	0: No Pending
			1: Pending
			Write '1' to clear it.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

1304



9.13.6.4 0x000C EMAC Interrupt Enable Register (Default Value: 0x0000_0000)

					1	1
				C	X	>
		١	C	ď	U	
	~	1	1.			
- 0	ĸ.	•	a			

Offset	: 0x000C	Mest	Register Name: EMAC_INT_EN
Bit	Read/Write	Default/Hex	Description
31:14	/	/	1
			RX_EARLY_INT_EN
12	5 /14/		Early Receive Interrupt
13	R/W	0x0	0: Disable
			1: Enable
			RX_OVERFLOW_INT_EN
12	D /\A/	0.40	Receive Overflow Interrupt
12	R/W	0x0	0: Disable
			1: Enable
			RX_TIMEOUT_INT_EN
11	DAMEST	0.000	Receive Timeout Interrupt
WIII	R/W	0×0	0: Disable with with with
\			1: Enable
			RX_DMA_STOPPED_INT_EN
10	D ///	0x0	Receive DMA FSM Stopped Interrupt
10	R/W		0: Disable
			1: Enable
			RX_BUF_UA_INT_EN
	D // //		Receive Buffer Unavailable Interrupt
9	R/W	0x0	0: Disable
			1: Enable
			RX_INT_EN
0.0	DAM S	2.0.0	Receive Interrupt
826	R/W Col	0x0 or	0: Disable Medical Med
			1: Enable
7:6	/	/	/
			TX_EARLY_INT_EN
	D (M)	00	Early Transmit Interrupt
5	R/W	0x0	0: Disable
			1: Enable
			TX_UNDERFLOW_INT_EN
	D /\A/	00	Transmit Underflow Interrupt
4	R/W	/W 0x0	0: Disable
			1: Enable

.0

305



Offset:	0x000C		Register Name: EMAC_INT_EN
Bit	Read/Write	Default/Hex	Description
MYCSI	MYCSI	WHY SOI	TX_TIMEOUT_INT_EN MO MO MO MO
3	R/W	0x0	Transmit Timeout Interrupt
3	I IV VV	UXU	0: Disable
			1: Enable
			TX_BUF_UA_INT_EN
		0x0	Transmit Buffer Available Interrupt
2	R/W		0: Disable
			1: Enable
			TX_DMA_STOPPED_INT_EN
1	D /\A/	0.0	Transmit DMA FSM Stopped Interrupt
1	R/W 0x0	UXU	0: Disable
			1: Enable
Mesu	Mest	Sycar	TX_INT_EN LOS MOST
4/1.	D (M)	0^0	Transmit Interrupt

0: Disable 1: Enable

9.13.6.5 0x0010 EMAC Transmit Control Register0 (Default Value: 0x0000_0000)

0x0

Offset	Offset: 0x0010		Register Name: EMAC_TX_CTL0			
Bit	Read/Write	Default/Hex	Description			
			TX_EN			
			Enable Transmitter			
210	D /\A/ ~	0v0	0: Disable			
31	R/W	0x0	15 Enable Medit Medit Medit Medit Medit			
			When disabled, the transmission will continue until the current			
			transmission finishes.			
		0x0	TX_FRM_LEN_CTL			
			Frame Transmit Length Control			
30	R/W		0: Up to 2,048 bytes (JUMBO_FRM_EN==0)			
30	30 K/W		Up to 10,240 bytes (JUMBO_FRM_EN==1)			
			1: Up to 16,384 bytes			
			Any bytes after that is cut off.			
29:0	/	/	/			

whycan

MYCST



9.13.6.6 0x0014 EMAC Transmit Control Register1 (Default Value: 0x0000_0000)

Offset:	0x0014	West	Register Name: EMAC_TX_CTL1
Bit	Read/Write	Default/Hex	Description
			TX_DMA_START
			Transmit DMA FSM Start
31	R/W	0x0	0: No valid
			1: Start
			It is cleared internally and always read a 0.
			TX_DMA_EN
30	R/W	0x0	0: Stop TX DMA after the completion of current frame transmission
		C 24	1: Start and run TX DMA
29:11	/	1	/
			тх_тн
Mycan	1831	(car	Threshold value of TX DMA/FIFO
ALC.	Willy	Mes .	When TX_MD is 0, the transmission starts when the frame size in
\			TX DMA FIFO is greater than the threshold. In addition, the full
			frames with a length less than the threshold are transferred
10:8	R/W	0x0	automatically.
			000: 64
		1	001: 128
			010: 192
			011: 256
			Others: Reserved
7:2	1	1	/
			TX_MD
	D /\A/	0.0	Transmission Mode
Toll	R/W	0x0	QaTX starts after the TX DMA FIFO bytes is greater than the TX_TH
4/1,	M.,	MI.,	1: TX starts after the TX DMA FIFO is located a full frame
			FLUSH_TX_FIFO
0	R/WAC	0x0	Flush the data in the TX FIFO
0	N/ WAC	UXU	0: Enable

Car

MA

1: Disable



9.13.6.7 0x001C EMAC Transmit Flow Control Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x001C		Register Name: EMAC_TX_FLOW_CTL
Bit	Read/Write	Default/Hex	Description
31	R/W	0x0	TX_FLOW_CTL_STA This bit indicates a pause frame transmission is in progress. When the configuration of flow control is ready, set this bit to transmit a pause frame in full-duplex mode or activate the backpressure function. After the transmission is completed, this bit will be cleared automatically. Before writing TX_FLOW_CTRL register, this bit must be read as 0.
30:22	/	1	1
21:20	R/W	0x0	TX_PAUSE_FRM_SLOT The threshold of the pause timer at which the input flow control signal is checked for automatic re-transmission of the pause frame. The threshold values should be always less than PAUSE_TIME.
19:4	R/W	0x0	PAUSE_TIME The pause time field in the transmitted control frame.
3:2	1	1	/
1	R/W	0x0	ZQP_FRM_EN 0: Disable 1: Enable When set, enable the functionality to generate the Zero-Quanta Pause control frame.
0	R/W	0x0	TX_FLOW_CTL_EN TX Flow Control Enable 0: Disable 1: Enable When set, enable flow control operation to transmit pause frames in full-duplex mode, or enable the back-pressure operation in half-duplex mode.

9.13.6.8 0x0020 EMAC Transmit DMA Descriptor List Address Register (Default Value: 0x0000_0000)

Offset: 0x0020			Register Name: EMAC_TX_DMA_LIST
Bit	Read/Write Default/Hex		Description
			TX_DESC_LIST
31:0	R/W	0x0	The base address of the transmission descriptor list
			It must be 32-bit aligned.



9.13.6.9 0x0024 EMAC Receive Control Register (Default Value: 0x0000_0000)

"WACSU

Mycar.

MYCan

Offset:	0x0024		Register Name: EMAC_RX_CTL0
Bit	Read/Write	Default/Hex	Description
			RX_EN
24		00	Enable Receiver
31	R/W	0x0	0: Disable receiver after current reception
			1: Enable
			RX_FRM_LEN_CTL
		63	Frame Receive Length Control
20	D //A/	0.0	0: Up to 2048 bytes (JUMBO_FRM_EN==0)
30	R/W	0x0	Up to 10240 bytes (JUMBO_FRM_EN==1)
.0			1: Up to 16384 bytes
Mycan	Mykegi	My Acar	Any bytes after that is cut off.
			JUMBO_FRM_EN
20	D/M	00	Jumbo Frame Enable
29	R/W	0x0	0: Disable
		4	1: Enable Jumbo frames of 9018 bytes without reporting a giant
			STRIP_FCS
28	R/W	0x0	When set, strip the Pad/FCS field on received frames only when
			the length of field value is less than or equal to 1500 bytes.
			CHECK_CRC
27	R/W	0.0	Check CRC Enable
27	N/ VV	0x0	0: Disable
			1: Calculate CRC and check the IPv4 Header Checksum
26:18	1 1/201	1 Mag	
4,	N,	14,	RX_PAUSE_FRM_MD
			0: Only detect multicast pause frame specified in the 802.3x
			standard.
17	R/W	0x0	1: In addition to detect multicast pause frame specified in the
			802.3x standard, also detect unicast pause frame with the address
			specified in MAC Address 0 High Register and MAC address 0 Low
			Register.
			RX_FLOW_CTL_EN
16	R/W	0x0	When set, enable the functionality that decodes the received
			pause frame and disable its transmitter for a specified time by pause frame.
15:0	1	1	/

114CS

Megi

M,

9



9.13.6.10 0x0028 EMAC Receive Control Register1 (Default Value: 0x0000_0000)

Offset:	0x0028		Register Name: EMAC_RX_CTL1
Bit	Read/Write	Default/Hex	Description
			RX_DMA_START
31	R/W	0x0	When set, the RX DMA will work. It is cleared internally and always
			read a 0.
			RX_DMA_EN
20	D /\A/	00	Receive DMA Enable
30	R/W	0x0	0: Stop RX DMA after finishing the received current frame
		7	1: Start and run RX DMA
29:25	1	1	
200	in	Car.	RX_FIFO_FLOW_CTL
WHACSU	Whyco	Myses "	Receive FIFO Flow Control Enable 1870
24	R/W	0x0	0: Disable
			1: Enable, base on RX_FLOW_CTL_TH_DEACT and
			RX_FLOW_CTL_TH_ACT
			RX_FLOW_CTL_TH_DEACT
			Threshold for Deactivating Flow Control
			00: Full minus 1 KB
23:22	R/W	0x0	01: Full minus 2 KB
			10: Full minus 3 KB
			11: Full minus 4 KB
			Valid in both half-duplex mode and full-duplex mode.
			RX_FLOW_CTL_TH_ACT
Mean	Mean	Mean	Threshold for Activating Flow Control
Mr.	Miss	MI	00: Full minus 1 KB
21:20	R/W	0x0	01: Full minus 2 KB
			10: Full minus 3 KB
			11: Full minus 4 KB
			Valid in both half-duplex mode and full-duplex mode.
19:6	/	/	/

MYCST

. C?

10 .



Offset	0x0028		Register Name: EMAC_RX_CTL1
Bit	Read/Write	Default/Hex	Description
MYCST	MyColl	Mycal.	KRX_TH WAS MALE WAS MALE WAS
			Threshold for RX DMA FIFO Start
			00: 64
5:4	R/W	0x0	01: 32
	., .,	one.	10: 96
			11: 128
			Only valid when RX_MD == 0, the full frames with a length less than
			the threshold are transferred automatically.
			RX_ERR_FRM
3	R/W	0x0	0: RX DMA drops frames with error
			1: RX DMA forwards frames with error
			RX_RUNT_FRM
2,000	R/W car	0x0	When the bit is set to 1, it indicates forward undersized frames
Mess .			with no error and length less than 64 bytes.
			RX_MD
			Receive Mode
1	R/W	0x0	0: RX starts to read after the RX DMA FIFO byte is greater than
			RX_TH
			1: RX starts to read after the RX DMA FIFO is located a full frame
			FLUSH_RX_FRM
	D // A /	0x0	Flush Receive Frames
0	R/W	UXU	0: Enable when the receive descriptors/buffers are unavailable
			1: Disable

9.13.6.11 0x0034 EMAC Receive DMA Descriptor List Address Register (Default Value: 0x0000 0000)

Offset: 0x0034			Register Name: EMAC_RX_DMA_LIST
Bit	Read/Write	Default/Hex	Description
			RX_DESC_LIST
31:0	R/W	0x0	The base address of the received descriptor list
			It must be 32-bit aligned.



9.13.6.12 0x0038 EMAC Receive Frame Filter Register (Default Value: 0x0000_0000)

				1	1	L
			(χ	`	
			Γ,			
	_`	7	\sim			
- 5)			
N.						

Offset: 0x0038		"Acgle	Register Name: EMAC_RX_FRM_FLT
Bit	Read/Write	Default/Hex	Description
			DIS_ADDR_FILTER
31	R/W	0x0	Disable Address Filter
31	K/VV	UXU	0: Enable
			1: Disable
30:18	/	/	
			DIS_BROADCAST
17	D /W	00	Disable Receive Broadcast Frames
17	R/W	0x0	0: Receive
			1: Drop
			RX_ALL_MULTICAST
16	2006-21	Car	Receive All Multicast Frames Filter
7,0	R/W	0×0	0: Filter according to HASH_MULTICAST
			1: Receive all
15:14	/	1	/
			CTL_FRM_FILTER
			Receive Control Frames Filter
40.40	2011		00: Drop all control frames
13:12	R/W	0x0	01: Drop all control frames
			10: Receive all control frames
			11: Receive all control frames when passing the address filter
11:10	1	1	1/
			HASH_MULTICAST
920	D /M 🔊	Ovosil	Filter Multicast Frames Set
103	R/W	0x0st	0: By comparing the DA field in DA MAC address registers
			1: According to the hash table
			HASH_UNICAST
	D/M	0x0	Filter Unicast Frames Set
8	R/W		0: By comparing the DA field in DA MAC address registers
			1: According to the hash table
7	/	/	/

'MCSI



Offset:	0x0038		Register Name: EMAC_RX_FRM_FLT
Bit	Read/Write	Default/Hex	Description
My Sal	MACSI	Whycan "	SA_FILTER_EN MARKET IN THE MENT OF THE MEN
			Receive SA Filter Enable
6	R/W	0x0	0: Receive frames and update the result of SA filter
	,		1: Update the result of the SA filter. In addition, if the SA field of
			the received frame does not match the values in SA MAC address
			registers, drop this frame.
			SA_INV_FILTER
			Receive SA Invert Filter Set
5	R/W	0x0	0: Pass frames whose SA field matches SA MAC address registers
		CX	1: Pass frames whose SA field does not match SA MAC address
			registers
			DA_INV_FILTER
420	R/W _{sc}	0x0	0: Normal filtering of frames is performed
akista .	okin,		1: Filter both unicast and multicast frames by comparing DA field
			in inverse filtering mode
3:2	1	1	
			FLT_MD
			0: If the HASH_MULTICAST or HASH_UNICAST is set, the frame is
1	R/W	0x0	passed only when it matches the Hash filter
			1: Receive the frame when it passes the address register filter or
			the hash filter (set by HASH_MULTICAST or HASH_UNICAST)
			RX_ALL
			Receive All Frame
0	R/W	0x0	0: Receive the frames that pass the SA/DA address filter
			1: Receive all frames and update the result of address filter (pass
1CSL	ucal.	ucal.	or fail) in the receive status word

9.13.6.13 0x0040 EMAC Receive Hash Table Register0 (Default Value: 0x0000_0000)

Offset	Offset: 0x0040		Register Name: EMAC_RX_HASH0
Bit	Read/Write Default/Hex		Description
21.0	31:0 R/W	0x0	HASH_TAB0
31.0		UXU	The upper 32 bits of Hash table for the received frame filter.



9.13.6.14 0x0044 EMAC Receive Hash Table Register1 (Default Value: 0x0000_0000)

Offset: 0x0044			Register Name: EMAC_RX_HASH1
Bit	Read/Write	Default/Hex	Description
31:0 R/W	R/W	0x0	HASH_TAB1
31.0	N/ VV	UXU	The lower 32 bits of Hash table for the received frame filter.

9.13.6.15 0x0048 EMAC MII Command Register (Default Value: 0x0000_0000)

Offset:	0x0048		Register Name: EMAC_MII_CMD
Bit	Read/Write	Default/Hex	Description
31:23	1	1	/
WHICEL	utycati	White the state of	MDC_DIV_RATIO_M MDC Clock Divider Ratio The MDC Clock is divided from the AHB clock.
22:20	R/W	0x0	000: 16 001: 32 010: 64
			011: 128 Others: Reserved
19:17	1	1	
16:12	R/W	0x0	PHY_ADDR PHY Address
11:9	1	1	/
8:4	R/W	0x0	PHY_REG_ADDR PHY Register Address
3:2	1 MyCo	VIINCOL 3	ASS THE THIS THE THIS
1	R/W	0x0	MII_WR MII Write and Read 0: Read 1: Write
0	R/WAC	0x0	MII_BUSY MII Status 0: Writing 0 is no valid, and reading 0 indicates the read/write operation is finished 1: Writing 1 starts the read/write operation, and reading 1 indicates busy.

MYCST

Mesi

314



9.13.6.16 0x004C EMAC MII Data Register (Default Value: 0x0000_0000)

Offset:	0x004C	104 _{C311} ,	Register Name: EMAC_MII_DATA
Bit	Read/Write	Default/Hex	Description
31:16	/	/	
15:0	R/W	0x0	MII_DATA
			Write to or read from the register in the selected PHY.

9.13.6.17 0x0050 EMAC MAC Address High Register0 (Default Value: 0x0000_FFFF)

Offset: 0x0050			Register Name: EMAC_ADDR_HIGH0
Bit	Read/Write	Default/Hex	Description
31:16	/	1	1
15:0	R/WG ²	0xFFFF	MAC_ADDR_HIGHO The upper 16 bits of the 1st MAC address.

9.13.6.18 0x0054 EMAC MAC Address Low Register0 (Default Value: 0xFFFF_FFFF)

Offset: 0x0054			Register Name: EMAC_ADDR_LOW0
Bit	Bit Read/Write Default/Hex		Description
31:0	R/W	0xFFFFFFF	MAC_ADDR_LOW0
31.0	N/ VV		The lower 32 bits of 1st MAC address.

9.13.6.19 0x0050+0x08*N EMAC MAC Address High Register N (Default Value: 0x0000_FFFF)

Offset:	0x0050+0x08	*N (N=1-7)	Register Name: EMAC_ADDR_HIGHN
Bit	Read/Write	Default/Hex	Description
			MAC_ADDR_CTL
21	D /\A/	0x0	MAC Address Valid
31	R/W		0: Not valid
			1: Valid
			MAC_ADDR_TYPE
	R/W	0x0	MAC Address Type
30			0: Used to compare with the destination address of the received
30			frame
			1: Used to compare with the source address of the received
			frame



Offset:	0x0050+0x08	*N (N=1-7)	Register Name: EMAC_ADDR_HIGHN
Bit	Read/Write	Default/Hex	Description
M/VCal.	MyCai	Mycsi. M	MAC_ADDR_BYTE_CTL
			MAC Address Byte Control Mask
29:24	R/W	0x0	The lower bit of mask controls the lower byte of the MAC
			address. When the bit of mask is 1, do not compare the
			corresponding byte.
23:16	/	/	1
15:0 R/W	D /\A/	0xFFFF	MAC_ADDR_HIGH
	IN VV		The upper 16 bits of the MAC address.

9.13.6.20 0x0054+0x08*N EMAC MAC Address Low Register N (Default Value: 0x0000_0000)

Offset: 0x0054+0x08*N (N=1-7)			Register Name: EM	1AC_ADDR_	LOWN	. (28)	.680
Bit	Read/Write	Default/Hex 📈	Description	Whi	MY	WA	My
21:0	31:0 R/W	0x0	MAC_ADDR_LOWN	l l			
31.0		OXO	The lower 32 bits o	of MAC addr	ess N (N: 1-	-7).	

9.13.6.21 0x00B0 EMAC Transmit DMA Status Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x00B0		Register Name: EMAC_TX_DMA_STA
Bit	Read/Write	Default/Hex	Description
31:3	1	1	/
			TX_DMA_STA
			The State of Transmit DMA FSM
Mean	in Vesir	white with	000: STOP, when reset or disable TX DMA
<i>t</i> ₁ ,	N,	M, M,	001: RUN_FETCH_DESC, fetching TX DMA descriptor
			010: RUN_WAIT_STA, waiting for the status of TX frame
2:0	R	0x0	011: RUN_TRANS_DATA, passing the frame from host memory to
		one.	TX DMA FIFO
			100: Reserved
			101: Reserved
			111: RUN_CLOSE_DESC, closing TX descriptor
			110: SUSPEND, TX descriptor is unavailable or TX DMA FIFO
			underflow



9.13.6.22 0x00B4 EMAC Transmit DMA Current Descriptor Register (Default Value: 0x0000_0000)

Offset	Offset: 0x00B4		Register Name: EMAC_TX_DMA_CUR_DESC
Bit	Read/Write	Default/Hex	Description
31:0 R	D	0x0	TX_DMA_CUR_DESC
31.0	N	OXO	The address of current transmit descriptor.

9.13.6.23 0x00B8 EMAC Transmit DMA Current Buffer Address Register (Default Value: 0x0000_0000)

Offset: 0x00B8			Register Name: EMAC_TX_DMA_CUR_BUF
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	TX_DMA_CUR_BUF The address of current transmit DMA buffer.

9.13.6.24 0x00C0 EMAC Receive DMA Status Register (Default Value: 0x0000_0000)

Offset:	0x00C0		Register Name: EMAC_RX_DMA_STA
Bit	Read/Write	Default/Hex	Description
31:3	1	1	1
		7	RX_DMA_STA
	- 1		The State of RX DMA FSM
			000: STOP, when reset or disable RX DMA
	- 1		001: RUN_FETCH_DESC, fetching RX DMA descriptor
			010: Reserved
2:0	R	0x0	011: RUN_WAIT_FRM, waiting for the frame
Mean	(281)	why cer	100: SUSPEND, RX descriptor is unavailable
May .	MAS	Why Mr	101: RUN_CLOSE_DESC, closing RX descriptor
			110: Reserved
			111: RUN_TRANS_DATA, passing the frame from host memory to
			RX DMA FIFO

9.13.6.25 0x00C4 EMAC Receive DMA Current Descriptor Register (Default Value: 0x0000_0000)

Offset: 0x00C4			Register Name: EMAC_RX_DMA_CUR_DESC
Bit	Read/Write Default/Hex		Description
31:0	24.0 B	0.40	RX_DMA_CUR_DESC
31.0	n n	0x0	The address of current receive descriptor



9.13.6.26 0x00C8 EMAC Receive DMA Current Buffer Address Register (Default Value: 0x0000,0000)



Offset	t: 0x00C8		Register Name: EMAC_RX_DMA_CUR_BUF
Bit	Read/Write Default/Hex		Description
31:0	D	0x0	RX_DMA_CUR_BUF
31.0	IV.	0.00	The address of current receive DMA buffer

9.13.6.27 0x00D0 EMAC RGMII Status Register (Default Value: 0x0000_0000)

Offset: 0x00D0			Register Name: EMAC_RGMII_STA
Bit	Read/Write	Default/Hex	Description
31:4			/
WHICG.	"nityE3"	nity in	RGMII_LINKE HYEE HYEE HYEE
3	R	0x0	The link status of the RGMII interface
			0: Down
			1: Up
2:1	R	0x0	RGMII_LINK_SPD
			The link speed of the RGMII interface
			00: 2.5 MHz
			01: 25 MHz
			10: 125 MHz
			11: Reserved
			RGMII_LINK_MD
NINGER OF	R William	0x0	The link mode of the RGMII interface
			ூ: Half-Duplex ுசி ுசி
			1: Full-Duplex

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved. 1318



9.14 CIR Receiver

9.14.1 Överview


The Consumer Infrared receiver (CIR_RX) captures pulse from the IR Receiver module and uses the Run-Length Code (RLC) to encode the pulse.

The CIR RX has the following features:

- Supports CIR remote control receiver
- Supports NEC IR protocol
- 64x8 bits RX FIFO for data buffer
- Programmable RX FIFO thresholds
- Supports interrupt
- Sample clock up to 1 MHz

9.14.2 Block Diagram

Figure 9-108 CIR_RX Block Diagram



The CIR_RX samples the input signal on the programmable frequency and records these samples into RX FIFO when one CIR signal is found on the air. The CIR receiver uses Run-Length Code (RLC) to encode pulse width. The encoded data is buffered in 64 levels and 8-bit width RX FIFO; the MSB bit is used to record the polarity of the receiving CIR signal, the rest 7 bits are used for the length of RLC. The maximum length of the RLC is 128. If the duration of one level (high or low level) is more than 128, another byte is used.

Copyright©Allwinner Technology Co.,Ltd. All Rights Reserved.



9.14.3 Functional Description

9.14.3.1 External Signals

the and and and and and and and


The following table describes the external signals of CIR_RX.

Table 9-43 CIR_RX External Signals

Signal	Description	4 C \	Туре
IR-RX	Consumer Infrared Receiver	N D	1


9.14.3.2 Clock Sources

Figure 9-109 CIR_RX Clock System



9.14.3.3 Typical Application

Figure 9-110 CIR_RX Application Diagram





9.14.3.4 NEC Protocol Format



The CIR receiver module is a timer with a capture function.


When CIR_RX signals satisfy the Active Threshold (ATHR), the CIR receiver can start to capture. In the process, the signal is ignored if the pulse width of the signal is less than NTHR. When CIR_RX signals satisfy ITHR (Idle Threshold), the capture process is stopped and the Receiver Packet End interrupt is generated, then the Receiver Packet End Flag is asserted.

In a capture process, every effective pulse is buffered to FIFO in bytes according to the form of the Run-Length Code. The MSB bit of a byte is the polarity of pulse, and the rest 7 bits is pulse width by taking Sample Clock as a basic unit. This is the code form of the RLC-Byte. When the level changes or the pulse width counter overflows, the RLC-Byte is buffered to FIFO. The CIR_RX module receives the infrared signals transmitted by the infrared remote control, the software decodes the signals.

9.14.3.5 Operating Mode

Sample Clock

Figure 9-112 Logical '0' and Logical '1' of NEC Protocol



For NEC protocol, a logical "1" takes 2.25 ms (560 us+1680 us) to transmit, while a logical "0" is only half of that, being 1.12 ms (560 us+560 us).

For example, if the sample clock is 31.25 kHz, a sample cycle is 32 us, then 18 sample cycles are 560 us. So the RLC of 560 us low level is 0x12 (b'00010010), the RLC of 560 us high level is 0x92 (b'10010010). Then a logical "1" takes code 0x12 (b'00010010) and code 0xb5 (b'10110101) to transmit, a logical "0" takes code 0x12 and code 0x92 to transmit.




Active Threshold (ATHR)



When the CIR receiver is in Idle state, if the electrical level of the CIR_RX signal changes (positive jump or negative jump), and the duration reaches this threshold, then the CIR receiver takes the starting of the signal as a lead code, and the CIR receiver turns into an active state and starts to capture CIR_RX signals.

MYCS

Figure 9-113 ATHR Definition




Idle Threshold (ITHR)



If the electrical level of CIR_RX signals has no change, and the duration reaches this threshold, then the CIR receiver enters into Idle state and ends this capture.

Figure 9-114 ITHR Definition




Noise Threshold (NTHR)



In the capture process, the pulse is ignored if the pulse width is less than the Noise Threshold.

Figure 9-115 NTHR Definition






Active Pulse Accept Mode (APAM)




The APAM is used to fit the type of lead code. If a pulse does not fit the type of lead code, it is not regarded as a lead code even if the pulse width reaches ATHR.

Figure 9-116 APAM Definition




When APAM = 11b, a negative pulse is a invalid leading code and will be ignored.







9.14.4 Programming Guidelines





9.14.5 Register List

	Module Name	Base Address	-VC3IT	war.	war.	wear.	"ACSIL
7	CIR_RX	0x07040000	M,	M,	M.,	M.,	M.

Register Name	Offset	Description
CIR_CTL	0x0000	CIR Control Register
CIR_RXPCFG	0x0010	CIR Receiver Pulse Configure Register
CIR_RXFIFO	0x0020	CIR Receiver FIFO Register
CIR_RXINT	0x002C	CIR Receiver Interrupt Control Register
CIR_RXSTA	0x0030	CIR Receiver Status Register
CIR_RXCFG	0x0034	CIR Receiver Configure Register

9.14.6 Register Description

9.14.6.1 0x0000 CIR Receiver Control Register (Default Value: 0x0000_0000)

Offset: 0x0000			Register Name: CIR_CTL
Bit	Read/Write	Default/Hex	Description
31:8	1	/	
		7	APAM
			Active Pulse Accept Mode
7:6	R/W	0x0	00, 01: Both positive and negative pulses are valid as a leading
	.,		code
			10: Only negative pulse is valid as a leading code
Whole	"IMCSI"	integr inte	11: Only positive pulse is valid as a leading code
			CIR ENABLE
5:4	R/W	0x0	00~10: Reserved
			11: CIR mode enable
3:2	/	1	/
			RXEN
1	R/W	0x0	Receiver Block Enable
1			0: Disable
			1: Enable



Offset	: 0x0000		Register Name: CIR_CTL
Bit	Read/Write	Default/Hex	Description
N. S.	in	ill ill	GEN MAY MAY MAY MAY
			Global Enable
0	R/W	0x0	A disable on this bit overrides any other block or channel
	10,00	OXO	enables and flushes all FIFOs.
			0: Disable
			1: Enable

9.14.6.2 0x0010 CIR Receiver Pulse Configure Register (Default Value: 0x0000_0004)

Offset: 0	0x0010		Register Name: CIR_RXPCFG
Bit	Read/Write	Default/Hex	Description
31:3	1 MACS!	Why with	I while while while while
		0.1	RPPI
2	D /\A/		Receiver Pulse Polarity Invert
2	2 R/W 0x1	UXI	0: Do not invert receiver signal
		4	1: Invert receiver signal
1:0	1	1	

9.14.6.3 0x0020 CIR Receiver FIFO Register (Default Value: 0x0000_0000)

Offset: 0)x0020		Register Name: CIR_RXFIFO
Bit	Read/Write	Default/Hex	Description
31:8	/ while the	whost why	The state of the s
7:0	7:0 P 0v0	0x0	RBF
7.0	0 R 0x0		Receiver Byte FIFO

9.14.6.4 0x002C CIR Receiver Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x002C		Register Name: CIR_RXINT
Bit	Read/Write	Default/Hex	Description
31:14	/	/	1



Offset: 0	0x002C		Register Name: CIR_RXINT
Bit	Read/Write	Default/Hex	Description &
July .	MY	illy illy	RAL WE WE WE WE WE
13:8	R/W	0x0	RX FIFO available received byte level for interrupt and DMA request TRIGGER_LEVEL = RAL + 1
			DRQ_EN
			RX FIFO DMA Enable
5	R/W	0x0	0: Disable
3	19 **	OXO	1: Enable
			When it is set to '1', the Receiver FIFO DRQ is asserted if
			reaching RAL. The DRQ is de-asserted when the condition fails.
		NOXO MIS	RAI_EN
			RX FIFO Available Interrupt Enable
17402	R/W		0: Disable of Harris Harris
	4.		1: Enable
			When it is set to '1', the Receiver FIFO IRQ is asserted if reaching
			RAL. The IRQ is de-asserted when the condition fails.
3:2	1	1	
			RPEI_EN
1	R/W	0x0	Receiver Packet End Interrupt Enable
	1 R/W		0: Disable
			1: Enable
	D (M)	0x0	ROI_EN
			Receiver FIFO Overrun Interrupt Enable
0	R/W		0: Disable
e Mr.	183	Call.	_1: Enable

9.14.6.5 0x0030 CIR Receiver Status Register (Default Value: 0x0000_0000)

Offset: 0x0030			Register Name: CIR_RXSTA
Bit	Read/Write	Default/Hex	Description
31:15	/	/	/



Offset: 0	Offset: 0x0030		Register Name: CIR_RXSTA
Bit	Read/Write	Default/Hex	Description
W. J.	ne de la companya de	the she	RAC WAS WEST WAS THE W
			RX FIFO Available Counter
			0: No available data in RX FIFO
14:8	R	0x0	1: 1-byte available data in RX FIFO
			2: 2-bytes available data in RX FIFO
			64: 64-bytes available data in RX FIFO
			STAT
7	R	0x0	Status of CIR
,	K	UXU	0: Idle
			1: Busy
6:5	1	1	
MyCo.	WHYCO	My My	RA WYCE WHICE WHICE WHICE WHICE
			RX FIFO Available
4	R/W1C	0x0	0: RX FIFO not available according to its level
			1: RX FIFO available according to its level
			Writing 1 clears this bit.
3:2		1	1
			RPE
			Receiver Packet End Flag
			0: STO was not detected. In CIR mode, one CIR symbol is
1	R/W1C	0x0	receiving or not detected.
			1: STO field or packet abort symbol (7'b0000,000 and
			8'b0000,0000 for MIR and FIR) is detected. In CIR mode, one CIR
Mesic	Mcsr.	Why Car	symbol is received.
h.	h.	h. h,	Writing 1 Clears this bit.
			ROI Resolver FIFO Overrup
0	R/W1C	0x0	Receiver FIFO Overrun 0: Receiver FIFO not overrun
	IV ANTC	UAU	1: Receiver FIFO not overrun
			Writing 1 clears this bit.

My CSI.

Mes



9.14.6.6 0x0034 CIR Receiver Configure Register (Default Value: 0x0000_1828)

Offset: (0x0034	Which while	Register Name: CIR_RXCFG
Bit	Read/Write	Default/Hex	Description
31:25	/	/	1
			SCS2
24	R/W	0x0	Bit2 of Sample Clock Select for CIR
			This bit is defined by SCS bits below.
			ATHC
23	R/W	0x0	Active Threshold Control for CIR
23	TY VV	0.00	0: ATHR in a unit of (Sample Clock)
			1: ATHR in a unit of (128*Sample Clocks)
			ATHR
			Active Threshold for CIR
22:16	R/Wall	0x0	These bits control the duration of CIR from the idle to the active
W.	MI	N. M.	state. The duration can be calculated by ((ATHR + 1)*(ATHC?
			Sample Clock: 128*Sample Clock)).
			ITHR
			Idle Threshold for CIR
			The Receiver uses it to decide whether the CIR command is
			received. If there is no CIR signal on the air, the receiver is
			staying in IDLE status. One active pulse will bring the receiver
			from IDLE status to Receiving status. After the CIR receiver ends,
15:8	R/W	0x18	the inputting signal will keep the specified level (high or low
	I SALE		level) for a long time. The receiver can use this idle signal
		duration to decide that it has received the CIR command. The	
			corresponding flag is asserted. If the corresponding interrupt is
anyean	"ILACSIL	which whi	enabled, the interrupt line is asserted to the CPU. When the duration of the signal keeps one status (high or low
,	100	70	level) for the specified duration ((ITHR + 1)*128 sample_clk),
			this means that the previous CIR command is finished.

Mcg.



Offset: 0	Offset: 0x0034			Name: Cl	R_RXCFG			
Bit	Read/Write	Default/Hex	Descript	ion	783.	183.	163.	183.
N. J.	No.	the this	NTHR	in	MA	Mysall	iki	My
			Noise Th	reshold fo	or CIR			
						gnal pulse (high		
				•	lse is take	n as noise and	should be dis	carded
			by hardy			2005150		
7.0	D /\A/	04		•		nto RX FIFO		
7:2	R/W	0xA	1: If the and disc	_	only one sa	ample duration,	it is taken a	s noise
					ess than (s	<=) two sample	duration it is	s taken
		6		and discar	-	c-) two sample	adiation, it is	3 taken
		7						
			61: If the	e signal is	less than	(<=) sixty-one sa	ample duration	on, it is
200	100		taken as	noise and	discarded	d.		200
WACO	WHACO	white white	SCS	N/YCo.	MYCO	Whyte	nky Co.	MYCO
			Sample	Clock Sele	ct for CIR			
			SCS2	SCS[1]	SCS[0]	Sample Clock		
			0	0	0	CIR_CLK/64		
			0	0	1	CIR_CLK/128		
1:0	R/W	0x0	0	1	0	CIR_CLK/256		
	- 1		0	1	1	CIR_CLK/512		
			1	0	0	CIR_CLK		
			/1	0	1	Reserved		
			1	1	0	Reserved		
			1	1	1	Reserved		

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.15 CIR Transmitter

9.15.1 Överview

The CIR transmitter (CIR_TX) can transfer arbitrary waves which can be modulated with configurable carrier waves such as 38 kHz.

The CIR_TX has the following features:


- Supports CIR remote control transmitter
- 128 bytes FIFO for data buffer
- Configurable carrier frequency
- Supports Interrupt and DMA
- Supports handshake mode and waiting mode of DMA

THATELL THATEL

9.15.2 Block Diagram

The following figure shows a block diagram of the CIR_TX.

Figure 9-118 CIR_TX Block Diagram



Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



9.15.3 Functional Description

9.15.3.1 External Signals


The following table describes the external signals of CIR_TX.

Table 9-44 CIR_TX External Signals

Signal	Description	Туре
CIR-TX	Consumer infrared transmitter	0

9.15.3.2 Clock Sources

Figure 9-119 CIR_TX Clock Description



9.15.3.3 Function Implementation

The CIR_TX is used to generate a waveform of arbitrary length, arbitrary shape, and no high-speed requirement, and it can change the data into the high-/low-level sequence of a certain length. Every transmitting data is in bytes, the Bit[7] of a byte means whether the level of a transmitting wave is high or low, the Bit[6:0] is the length of this wave. If the current transmitting frequency-division is 1, 0x88 is a high level of 8 cycles, 0x08 is a low level of 8 cycles. If the current transmitting frequency-division is 4, 0x88 is a high level of 32 cycles, 0x08 is a low level of 32 cycles.

The CIR TX has two transmission modes: non-cycle transmission, and cycle transmission.

The non-cycle transmission is to transmit all the data in TX_FIFO until the FIFO is empty.

The cycle transmission is to transmit all the data in TX_FIFO, after the transmission completion, wait for a certain time to recover the data in TX_FIFO and then send it until a stop signal is detected. The data recovery in FIFO is implemented by clearing the read pointer.




9.15.3.4 Timing Diagram



The CIR remote control contains many protocols designed by different manufacturers. Here to NEC protocol as an example, the CIR-TX module uses a variable pulse-width modulation technique to encompass the various formats of infrared encoding for remote-control applications. A message is started by a 9 ms AGC burst, which is used to set the gain of the earlier CIR receivers. This AGC burst is then followed by a 4.5 ms space, which is then followed by the address and command.

Bit definition: the logical "1" takes 2.25 ms to transmit, while a logical "0" is only 1.12 ms.

Figure 9-120 Definitions of Logical "1" and Logical "0"



MYCSI

Timing for a message:


Figure 9-121 CIR Message Timing Diagram



. West

Hell Wheel


9.15.4 Programming Guidelines





9.15.5 Register List

	Module Name	Base Address	"ACSIL	wal.	west.	west.	west.
10	CIR_TX	0x02003000	M,	M.,	M.,	M.	M.,

Register Name	Offset	Description
CIR_TGLR	0x0000	CIR Transmit Global Register
CIR_TMCR	0x0004	CIR Transmit Modulation Control Register
CIR_TCR	0x0008	CIR Transmit Control Register
CIR_IDC_H	0x000C	CIR Transmit Idle Duration Threshold High Bit Register
CIR_IDC_L	0x0010	CIR Transmit Idle Duration Threshold Low Bit Register
CIR_TICR_H	0x0014	CIR Transmit Idle Counter High Bit Register
CIR_TICR_L	0x0018	CIR Transmit Idle Counter Low Bit Register
CIR_TEL SCOT	0x0020	CIRTX FIFO Empty Level Register
CIR_TXINT	0x0024	CIR Transmit Interrupt Control Register
CIR_TAC	0x0028	CIR Transmit FIFO Available Counter Register
CIR_TXSTA	0x002C	CIR Transmit Status Register
CIR_TXT	0x0030	CIR Transmit Threshold Register
CIR_DMA	0x0034	CIR DMA Control Register
CIR_TXFIFO	0x0080	CIR Transmit FIFO Data Register

9.15.6 Register Description

9.15.6.1 0x0000 CIR Transmitter Global Register (Default Value: 0x0000_0000)

Offset: 0	x0000	n, n	Register Name: CIR_TGLR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
		0x0	IMS
7	7 R/W		Internal Modulation Select
7 11,7 VV	UXU	0: The transmitting signal is not modulated	
			1: The transmitting signal is modulated internally



Offset: 0	x0000		Register Name: CIR_TGLR
Bit	Read/Write	Default/Hex	Description
all y	Mil	in in	DRMC WE WE WE WE WE
			Duty ratio of modulated carrier is high level/low level.
6:5	R/W	0x0	00: Low level is equal to high level
0.5	K/ VV	UXU	01: Low level is the double of high level
			10: Low level is the triple of high level
			11: Reserved
4:3	/	/	1
			TPPI
2		00	Transmit Pulse Polarity Invert
2	R/W	0x0	0: Not invert transmit pulse
			1: Invert transmit pulse
Mycan	niskeri	window with	TR Transmit Reset Indeed Indee
1	R/W	0x0	When this bit is set, the transmitting is reset. The FIFO will be
			flushed, the TIC filed and the CSS field will be cleared during
			Transmit Reset. This field will automatically be cleared when the
		4	Transmit Reset is finished, and the CIR transmitter will state Idle.
		1	TXEN
0	0 R/W 0	0x0	Transmit Block Enable
			0: Disable the CIR Transmitter
			1: Enable the CIR Transmitter

9.15.6.2 0x0004 CIR Transmitter Modulation Control Register (Default Value: 0x0000_009E)

Offset: 0x0004			Register Name: CIR_TMCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/
7:0	R/W	0x9E	RFMC Reference Frequency of modulated carrier. Reference Frequency of modulated carrier based on a division of a fixed functional clock (FCLK). The range of the modulated carrier is usually 30 kHz to 60 kHz. Most consumer electronics is 38 kHz.
			The default modulated carrier is 38 kHz when FCLK is 12 MHz. RFMC= FCLK/((N+1)*(DRMC+2)).



9.15.6.3 0x0008 CIR Transmitter Control Register (Default Value: 0x0000_0000)

Car	ultyealt	W

Offset: 0	x0008		Register Name: CIR_TCR
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
			CSS
			Cyclical Pulse Start/Stop Control
7	R/W	0x0	0: Stop when cleared to '0'. From start to stop, all data in FIFO
			must be transmitted.
		CX	1: Start. Start to transmit when it is set to '1'.
6:4	1	1	1
			RCS
Meau	West	La Vear	Reference Clock Select for CIR Transmit
Mr.	MI	M. M.	The data in TX_FIFO is used to describe the pulse in Run-Length
			Code. The basic unit of pulse width is Reference Clock.
			000: CIR Transmit reference clock is ir_clk
3:1	R/W	0x0	001: CIR Transmit reference clock is ir_clk/2
3.1	K/ VV	UXU	010: CIR Transmit reference clock is ir_clk/4
		M 1	011: CIR Transmit reference clock is ir_clk/8
			100: CIR Transmit reference clock is ir_clk/64
			101: CIR Transmit reference clock is ir_clk/128
			110: CIR Transmit reference clock is ir_clk/256
			111: CIR Transmit reference clock is ir_clk/512
			TTS
	D/M/o	00	Type of the transmission signal
Wilger	R/Ws	0x0	0: The transmitting wave is a single non-cyclical pulse.
		10	1: The transmitting wave is a cyclical short-pulse.

9.15.6.4 0x000C CIR Transmitter Idle Duration Counter High Bit Register (Default Value: 0x0000_0000)

Offset: 0x000C			Register Name: CIR_IDC_H
Bit	Read/Write	Default/Hex	Description
31:8	/	/	/

VC3L

7 .11



Offset	: 0x000C		Register Name: CIR_IDC_H			
Bit	Read/Write	Default/Hex	Description			
all a	My	in the	IDC_H MY MY MY MY			
			Idle Duration Counter Threshold (High 4 bits)			
3:0	:0 R/W	0x0	Idle Duration = 128*IDC*Ts (IDC = 0~4095)			
3.0	1,411		It is used in cyclical transmission mode. When all the data in FIFO			
			is transmitted, the signals can be transmitted after a specific			
			time.			

9.15.6.5 0x0010 CIR Transmitter Idle Duration Counter Low Bit Register (Default Value: 0x0000_0000)

Offset: 0	x0010	777	Register Name: CIR_IDC_L
Bit	Read/Write	Default/Hex	Description
31:8	VILACSII.	The The	The state of the s
			IDC_L
	R/W	0x0	Idle Duration Counter Threshold (Low 8 bits)
3:0			Idle Duration = $128*IDC*Ts$ (IDC = $0\sim4095$)
3.0	11/11	OXO	It is used in cyclical transmission mode. When all the data in FIFO
			is transmitted, the signals can be transmitted after a specific
			time.

9.15.6.6 0x0014 CIR Transmitter Idle Counter High Bit Register (Default Value: 0x0000_0000)

Bit Read/Write Default/Hex Description / / / / / / / / / / / / / / / / / / /	Offset: 0	x0014		Register Name: CIR_TICR_H					
TIC_H Transmit Idle Counter_H (High 8 bits) It is used to count the idle duration of CIR transmitter by	Bit	Read/Write	Default/Hex	Description & S					
Transmit Idle Counter_H (High 8 bits) It is used to count the idle duration of CIR transmitter by	31:8	Miles	ill ill						
It is used to count the idle duration of CIR transmitter by				_					
	7:0	R	0x0						
				Count in 128*Ts (Sample Duration, 1/Fs) when the transmitter is					
Count in 128*Ts (Sample Duration, 1/Fs) when the transmitter is				idle, and it should be reset when the transmitter is active.					
				When this counter reaches the maximum value (0xFFFF), it will					
idle, and it should be reset when the transmitter is active.				stop automatically, and should not be cleared to zero.					



9.15.6.7 0x0018 CIR Transmitter Idle Counter Low Bit Register (Default Value: 0x0000_0000)

Offset: 0	x0018	nhyean nh	Register Name: CIR_TICR_L
Bit	Read/Write	Default/Hex	Description
31:8	/	1	1
7:0	R	0x0	TIC_L Transmit Idle Counter_L (Low 8 bits) It is used to count the idle duration of CIR transmitter by software. Count in 128*Ts (Sample Duration, 1/Fs) when the transmitter is idle, and it should be reset when the transmitter is active. When this counter reaches the maximum value (0xFFFF), it will stop automatically, and should not be cleared to zero.

9.15.6.8 0x0020 CIR Transmitter FIFO Empty Register (Default Value: 0x0000_0000)

Offset: 0	x0020		Register Name: CIR_TEL
Bit	Read/Write	Default/Hex	Description
31:8	1	/	/
			TEL
7:0	R/W	0x0	TX FIFO empty Level for DRQ and IRQ.
			TRIGGER_LEVEL = TEL + 1

9.15.6.9 0x0024 CIR Transmitter Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0	x0024	illy shi	Register Name: CIR_TXINT will will will
Bit	Read/Write	Default/Hex	Description
31:3	/	/	/
			DRQ_EN
			TX FIFO DMA Enable
		0x0	0: Disable
2	R/W		1: Enable
			When it is set to '1', the TX FIFO DRQ is asserted if the number
			of the transmitting data in the FIFO is less than the RAL. The DRQ
			is de-asserted when the condition fails.



Offset:	0x0024		Register Name: CIR_TXINT
Bit	Read/Write	Default/Hex	Description
W.J.	in	The Piles	TAI_EN WE WE WE WE WE WE THE TAIL THE THE TAIL THE TAIL THE TAIL THE TAIL THE TAIL THE TAIL T
1	R/W	0x0	TX FIFO Available Interrupt Enable
1	K/ VV	UXU	0: Disable
			1: Enable
			TPEI_EN
			Transmit Packet End Interrupt Enable for Cyclical Pulse
			0: Disable
			1: Enable
0	R/W	0x0	
	Tty VV	OXO	TUI_EN
			Transmitter FIFO Underrun Interrupt Enable for Non-cyclical
			Pulse
Megi	113/2317	in team whi	O: Disable of Mark
31.	71	u, n,	1: Enable

9.15.6.10 0x0028 CIR Transmitter FIFO Available Counter Register (Default Value: 0x0000_0080)

Offset: 0)x0028		Register Name: CIR_TAC		
Bit	Read/Write	Default/Hex	Description		
31:8	1	1	1		
7:0	R year	08 <u>8</u> 0	TAC TX FIFO Available Space Counter 0x00: No available space in TX FIFO 0x01: 1 byte available space in TX FIFO 0x02: 2 bytes available space in TX FIFO 0x80: 128 bytes available space in TX FIFO	White	Meet and the second

9.15.6.11 0x002C CIR Transmitter Status Register (Default Value: 0x0000_0002)

Offset: 0)x002C		Register Name: CIR_TXSTA
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Offset: 0)x002C		Register Name: CIR_TXSTA			
Bit	Read/Write	Default/Hex	Description			
Med and	NE THE	The The	STCT WAS MASS WEST WEST WEST			
		Default/Hex Description STCT Status of CIR Transmitter 0: Idle 1: Active This bit will automatically set when the controller begins transmit the data in the FIFO. The "1" will last when the data the FIFO is transmitted. The bit is for debugging. The output Level of Idle state is determined by the level of t last data output. DRQ DMA Request Flag When set to '1', the TX FIFO DRQ is asserted if the number of transmission data in the FIFO is less than the RAL. The DRQ is asserted when the condition fails. This bit is for debugging. TAI TX FIFO Available Interrupt Flag 0: TX FIFO available by its level 1: TX FIFO available by its level Writing 1 clears this bit. TPE Transmitter Packet End Flag for Cyclical Pulse 0: Transmissions of address, control and data fields in completed				
			0: Idle			
Bit Read/Write Default/Hex Description STCT Status of Conclude 1: Active This bit with the FIFO. Ithe FIFO is The bit is in The output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the FIFO is The bit is in the output last data or the property of the property of the FIFO is The bit is in the property of the property	1: Active					
	Sit. Read/Write Default/Hex Description STCT Status of CIR Transmitter 0: Idle 1: Active This bit will automatically set when the controller transmit the data in the FIFO. The "1" will last when the FIFO is transmitted. The bit is for debugging. The output Level of Idle state is determined by the le last data output. DRQ DMA Request Flag When set to '1', the TX*FIFO DRQ is asserted if the num transmission data in the FIFO is less than the RAL. The Date of the same transmission data in the FIFO is less than the RAL. The Date of the same transmission data in the FIFO is less than the RAL. The Date of the same transmission data in the FIFO is less than the RAL. The Date of the same transmission data in the FIFO is less than the RAL. The Date of the same transmission data in the FIFO is less than the RAL. The Date of the same transmission of the TY* of the TX*FIFO available by its level 1: TX*FIFO Available Interrupt Flag O: TX*FIFO available by its level Writing 1 clears this bit. TPE Transmitter Packet End Flag for Cyclical Pulse O: Transmissions of address, control and data fields con TUR Transmitter FIFO Underrun Flag for Non-cyclical Pulse O: No transmitter FIFO underrun 1: Transmitter FIFO underrun	This bit will automatically set when the controller begins to				
3	R	0x0	transmit the data in the FIFO. The "1" will last when the data in			
			the FIFO. It will automatically be cleared to "0" when all data in			
			·			
Mall	itylesin	in year	100 100 100 100 100			
2	R	0x0				
			This bit is for debugging.			
			TAI			
			TX FIFO Available Interrupt Flag			
1	R/W	0x1				
			1: TX FIFO available by its level			
			Writing 1 clears this bit.			
			TPE			
			Transmitter Packet End Flag for Cyclical Pulse			
			0: Transmissions of address, control and data fields not			
wear.	Car	"ACUL	completed of the state of the s			
al.,	M.	M. M	1: Transmissions of address, control and data fields completed			
0	R/W	0x0				
			Writing 1 clears this bit.			

MYCSI

147₆₃₁

Mes



9.15.6.12 0x0030 CIR Transmitter Threshold Register (Default Value: 0x0000_0000)

Offset: (0x0030	whyceh wh	Register Name: CIR_TXT
Bit	Read/Write	Default/Hex	Description
31:8	/	/	1
7:0	R/W	0x0	NCTT Non-cyclical Pulse Transmit Threshold The controller will trigger transmitting the data in the FIFO when the data byte number has reached the Transmit Threshold set in this field.

9.15.6.13 0x0034 CIR Transmitter DMA Control Register (Default Value: 0x0000_00A5)

Offset: 0	0x0034	i destr	Register Name: CIR_DMA_CTL
Bit	Read/Write	Default/Hex	Description
31:8	1	/	
			DMA Handshake Configuration
7:0	R/W	0xA5	0xA5: DMA waiting cycle mode
			0xEA: DMA handshake mode

9.15.6.14 0x0080 CIR Transmitter FIFO Data Register (Default Value: 0x0000_0000)

Offset:	0x0080		Register Name: CIR_TXFIFO					
Bit	Read/Write	Default/Hex	Description					
31:8	1 1000	/ West						
w.	11,	W. W.	TBF N N N N N N N N N N N N N N N N N N N					
7:0	W	0x0	Transmit Byte FIFO					
7.0	**	OXO	When the transmission is triggered, the data in the FIFO will be transmitted until the data number is transmitted completely.					

",



Contents

Mest	My My My Col	Mycan	Whyesh	Mycan	whycan	whycan	whycan	Whitest	N.
10	Security System							1345	
	10.1 Crypto Engine							1345	
	10.1.1 Overview							1345	
	10.1.2 Block Diagram	າ						1346	
	10.1.3 Functional De	scriptions						1346	
	10.1.4 Programming	Guidelines						1366	
	10.1.5 Register List							1369	
	10.1.6 Register Desc	ription						1370	
	10.2 Security ID			•••••				1374	
Mest	whice white	WHERE	Medical	Moder	wholest	wilder	White	MAGOR	'n
		A	L						



Figures

7	MyCo	MyCo	WHYCO	MyCo	WHYCO	MyCo	WHYCO	WHICE	MyCo
Figure	e 10-1 CE Block	c Diagram							1346
Figure	e 10-2 DES Enc	ryption and	Decryption.						1347
Figure	e 10-3 3DES En	cryption and	d Decryptior	of a 3-key	Operation and	d a 2-key Op	eration		1348
Figure	e 10-4 ECB Mo	de Encryptio	on and Decry	ption					1349
Figure	2 10-5 CBC Mo	de Encryptio	on and Decry	yption					1350
Figure	e 10-6 CTR Mo	de Encryptio	on and Decry	ption					1351
Figure	2 10-7 CFB Mo	de Encryptic	on and Decry	ption					1352
Figure	2 10-8 OFB Mo	de Encryptio	on and Decry	yption					1353
Figure	2 10-9 CTS Mod	de Encryptic	on and Decry	ption					1354
Figure	e 10-10 Structu	ure of Task D	Descriptor Ch	naining ,		80			1355
Figure	e 10-11 Word A	Address of N	Лessage	Mes	Ms.	M.	M, s	'nu	1362
Figure	e 10-12 Byte O	rder				-4-0			1362
_	e 10-13 Bit Ord								
Figure	e 10-14 The Sto	orage Metho	od of 32-bit I	IV					1363
Figure	e 10-15 The Sto	orage Metho	od of 64-bit I	ıv					1363
Figure	e 10-16 Task Re	equest Proc	ess						1366

ar integr

Car.

whycan

"INSUL

MHYCAR

Mesi

WHYCAR



10 Security System

10.1 Crypto Engine

10.1.1 Overview

The Crypto Engine (CE) module is one encryption/decryption algorithm accelerator. It supports kinds of symmetric, asymmetric, Hash, and RNG algorithms.

The symmetric algorithm supports data encryption and decryption by following the data encryption standard (DES), 3DES, or advanced encryption standard (AES) algorithms. It can encrypt or decrypt a large amount of data effectively.

The Rivest-Shamir-Adleman (RSA) asymmetric algorithm is used for data encryption/decryption and digital signature verification. It is a public key encryption/decryption algorithm implemented through the modular exponentiation operation.

The Hash algorithm supports data integrity authentication and digital signature. The hash supports MD5, SHA1, SHA224, SHA256, SHA384, SHA512, HMAC-SHA1, and HMAC-SHA256 algorithms.

The RNG algorithm can generate true-random numbers and pseudo-random numbers.

The software interface of the CE is simple, only setting interrupt control, task description address, and load tag. The algorithm control information is written in memory by task descriptor, then the CE automatically reads it when executing a request. It supports parallel execution of 4 channels and has an internal DMA controller to transfer data between CE and memory.

The CE has the following features:

- Symmetrical algorithm: AES, DES, 3DES
- Hash algorithm: MD5, SHA1, SHA224, SHA256, SHA384, SHA512, HMAC-SHA1, HMAC-SHA256
- Asymmetrical algorithm: RSA512/1024/2048-bit
- 160-bit hardware PRNG with 175-bit seed
- 256-bit hardware TRNG
- Electronic codebook (ECB), cipher block chaining (CBC), counter (CTR), cipher text stealing (CTS), 128output feedback (OFB), 1-/8-/64-/128-cipher feedback (CFB) modes for AES algorithm
- ECB, CBC, CTR modes for DES/3DES algorithm
- 128-, 192-, 256-bit key size for AES algorithms
- 16-, 32-, 64-, 128-bit wide size for AES CTR mode
- 16-, 32-, 64-bit wide size for DES/3DES CTR mode

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.




- One or more blocks mode for MD5/SHA1/SHA224/SHA256/SHA384/SHA512
- SInternal DMA controller for data transfer with memory

THEE THEE THEE

10.1.2 Block Diagram

The following figure shows the block diagram of Crypto Engine.

Figure 10-1 CE Block Diagram



10.1.3 Functional Description


10.1.3.1 DES Algorithm


Figure 10-2 shows the DES encryption and decryption operation.



Figure 10-2 DES Encryption and Decryption

DES encryption







10.1.3.2 3DES Algorithm

The 3DES algorithm supports both 3-key and 2-key operations. A 2-key operation can be regarded as a simplified 3-key operation. To be specific, key 3 is represented by key 1 in a 2-key operation. Figure 10-3 shows the 3DES encryption and decryption operation of a 3-key operation and a 2-key operation.



Figure 10-3 3DES Encryption and Decryption of a 3-key Operation and a 2-key Operation





10.1.3.3 ECB Mode

The ECB mode is a confidentiality mode that features, for a given key, the assignment of a fixed ciphertext block to each plaintext block, analogous to the assignment of code words in a codebook.


In ECB mode, encryption and decryption algorithms are directly applied to the block data. The operation of each block is independent, so the plaintext encryption and ciphertext decryption can be performed concurrently.

ile,

WC8



Figure 10-4 ECB Mode Encryption and Decryption



10.1.3.4 CBC Mode

The CBC mode is a confidentiality mode whose encryption process features the combining of the plaintext blocks with the previous ciphertext blocks. The CBC mode requires an initialization vector (IV) to combine with the first plaintext block. The encryption process of each plaintext block is related to the block processing result of the previous ciphertext blocks, so encryption operations cannot be concurrently performed in CBC mode. The decryption operation is independent of output plain text of the previous block, so decryption operations can be performed concurrently.





Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Figure 10-5 CBC Mode Encryption and Decryption







10.1.3.5 CTR Mode

The CTR mode is a confidentiality mode that features the application of the forward cipher to a set of input blocks, called counters, to produce a sequence of output blocks that are exclusive-ORed with the plaintext to produce the ciphertext, and vice versa. All of the counters must be distinct.


Mesi

Mest Medica




Figure 10-6 CTR Mode Encryption and Decryption









10.1.3.6 CFB Mode


Mest

The CFB mode is a confidentiality mode that features the feedback of successive ciphertext segments into the input blocks of the forward cipher to generate output blocks that are exclusive-ORed with the plaintext to produce the ciphertext, and vice versa. The CFB mode requires an IV as the initial input block, and the forward cipher operation is applied to the IV to produce the first output block. The first ciphertext segment is produced by exclusive-ORing the first plaintext segment with the *s* most significant bits of the first output block. The value of s is 1 bit, 8 bits, 64 bits, or 128 bits.

The following figure shows the s-bit CFB mode of the AES algorithms.



Figure 10-7 CFB Mode Encryption and Decryption




10.1.3.7 OFB Mode

The OFB mode is a confidentiality mode that features the iteration of the forward cipher on an IV to generate a sequence of output blocks that are exclusive-ORed with the plaintext to produce the ciphertext, and vice versa. If a same key is used, different IVs must be used to ensure operation security.

ervea. W 1352



Figure 10-8 OFB Mode Encryption and Decryption




10.1.3.8 CTS Mode

The CTS mode is a confidentiality mode that accepts any plaintext input whose bit length is greater than or equal to the block size but not necessarily a multiple of the block size. Below are the diagrams for CTS encryption and decryption.

Copyright © Allwinner Technology Co., Ltd. All Rights Reserved.



Figure 10-9 CTS Mode Encryption and Decryption



10.1.3.9 HASH Algorithm

The hash algorithms support MD5, SHA1, SHA224, SHA256, SHA384, SHA512, HMAC-SHA1, and HMAC-SHA256. All algorithms are iterative, one-way hash functions that can process a message to produce a condensed representation called a *message digest*. When a message is received, the *message digest* can be used to verify whether the data has changed, that is, to verify its integrity.

The hash algorithm of the CE supports block-aligned total length of the input data (padded by software), that is, a multiple of 64 bytes. The message length after padding by software is used as the configured data length for the hash algorithm.

10.1.3.10 RSA Algorithm

The RSA is a public key encryption/decryption algorithm implemented through the modular exponentiation operation.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



The ciphertext is obtained as follows: $C = M^E \mod N$. The plaintext is obtained as follows: $M = C^D \mod N$.

MACSIL


M indicates the plaintext, C indicates the ciphertext, (N, E) indicates the public key, and (N, D) indicates the private key.

M/ACS

10.1.3.11 Task Descriptor

The software makes request through task descriptor, including algorithm type, algorithm mode, key address, source/destination address and size, and so on. The structure of the task descriptor is as follows.

Figure 10-10 Structure of Task Descriptor Chaining



The bit definitions of the task descriptor are as follows.

Task ID

Bit	Read/Write	Default/Hex	Description
31:4	/	/	/



Bit	Read/Write	Default/Hex	Description
3:0	R/W	Mysel is	CHN Task channel ID NOTE To the channel ID NOTE To the channel ID NOTE N
3.0	I I VV	0x0	Indicates which channel the task is running on.
			It supports 0 to 3.

Common Control

Bit	Read/Write	Default/Hex	Description
		CX	Interrupt enable (IE) for the current task
			0: disable interrupt
			1: enable interrupt
Mycan	Nistan	White I	Represents whether an interrupt signal is generated when the task chain ends at the end of this task.
			When the last task in a task chain ends, the operation of the task chain will end normally; if a task fails in the middle, the task chain
31	R/W	0x0	will be aborted abnormally. And it is determined whether to generate an interrupt signal according to the IE configuration of
			the current task when the current task ends or aborts. Therefore,
			if you want to use interrupts, it is recommended that not only the
			IE of the last task of each task chain is configured to 1 to generate
			the end interrupt of the task chain, but also the IEs of other tasks
			in this task chain are also configured to 1. The purpose is to
			generate an interrupt signal once an abnormal error occurs in
			these tasks and the interrupt is aborted.
30:17	/	1	/
W/ACSIL	whycan	whycan	IV mode for SHA1/SHA224/SHA256/SHA384/SHA512/MD5 or
16	R/W	0x0	constants
	•		0: use initial constants defined in FIPS-180
			1: use input iv
			Last HMAC plaintext
15	R/W	0x0	0: not the last HMAC plaintext package
			1: the last HMAC plaintext package
14:9	/	/	/

My Acgl.

"WACSL

<u>___</u>



Bit	Read/Write	Default/Hex	Description
MYCST	Mysel	Mycer i	OP DIR Algorithm Operation Direction
8	R/W	0x0	0: Encryption 1: Decryption
			Configure according to the requirements of encryption or decryption.
7	/	1	
6:0	R/W	OxO	Algorithm Type 0x0: AES 0x1: DES 0x2: Triple DES (3DES) 0x10: MD5 0x11: SHA-1 0x12: SHA-224 0x13: SHA-256 0x14: SHA-384 0x15: SHA-512 0x16: HMAC-SHA1 0x17: HMAC-SHA256
			0x20: RSA 0x30: TRNG 0x31: PRNG Others: reserved

Symmetric Control

Bit	Read/Write	Default/Hex	Description	
31:24	1	1	/	
			KEY_SELECT	
23:20 R/V		0x0	key select for AES	
	R/W		0000: Select input CE_KEYx (Normal Mode)	
			0001: Select {SSK}	
			0010: Select {HUK}	
			0011: Select {RSSK}	
			0100-0111: Reserved	
			1000-1111: Select internal Key n (n from 0 to 7)	



ı	Bit	Read/Write	Default/Hex	Description
W.	lear	ntyest	Whitely "	CFB_WIDTH AND
	19:18	R/W	0x0	00: CFB1
•	19.10	IX/ VV	UXU	01: CFB8
				10: CFB64
				11: CFB128
				PRNG_LD
				Load new 15 bits key into linear feedback shift register (LFSR) for
				PRNG.
				When the algorithm type is PRNG, it is necessary to post-process
1	17	R/W	0x0	the random number output by PRNG through the linear shift
			~11	operation to generate the operand.
				When the PRNG_LD is configured to 1, use iv_addr[14:0] as the
2	Car	Mean	il year	input number for linear shift operation, and do XQR operation between the data and the random number output by PRNG to
27/		III.	11. 2	generate the post-processing result of further operation.
				CTS_LPKG
			0x0	AES CTS last package flag
:	16	R/W		When set to '1', it means this is the last package for AES-CTS mode
				(the size of the last package is larger than 128 bits).
-	15:12	1	/	/
		,		ALGORITHM_MODE
1				CE algorithm mode
- 1				0000: Electronic Code Book (ECB) mode
				0001: Cipher Block Chaining (CBC) mode
\	11:8	R/W	0x0	0010: Counter (CTR) mode
'	Set.	The same		0011: Cipher Text Stealing (CTS) mode
W.	30	N/N/C	WHYCST I	0100: Output Feedback (OFB) mode
				0101: Cipher Feedback (CFB) mode
				Other: reserved
-	7:4	/	/	/
				CTR WIDTH
				Counter width for CTR mode
		- 6		00: 16-bit Counter
3	3:2	R/W	0x0	01: 32-bit Counter
				10: 64-bit Counter
				11: 128-bit Counter

My

My Year

WACSI



Bit	Read/Write	Default/Hex	Description				
183.	.car	783.	AES KEY SIZE	is and	763.	183.	183.
My My	ard of the	Why I	00: 128-bit	May	Mille	Kelly	My Vol.
1:0	R/W	0x0	01: 192-bit				
			10: 256-bit				
			11: Reserved		•		

Asymmetric Control

			11: Reserved
Asymm	etric Control		1612
Bit	Read/Write	Default/Hex	Description
31	/	1	1
30:28	R/W	0x0	RSA Pubic Modulus Width 000: 512-bit 001: 1024-bit
			Other: reserved
27:19	1	/	/ 1111
18:16	R/W	0x0	RSA MODE RSA algorithm mode. For modular computation: 000: modular exponent(RSA) 001: modular div 010: modular mul 011: modular inv others: reserved
15:0	1 Magn	1/H/Call	Art Mar Mar Mar

Key Descriptor

Bit	Read/Write	Default/Hex	Description	
31:0 R/W 0	D /\A/	00	Key Address	
	0x0	The address of KEY that needs to be stored.		



IV Descriptor

3	C. S.	· (3)	cgl,	CSI.	(8)	637	· (B)
Bit	Read/Write	Default/Hex	Description	Kin	No.	Mills	Kily
31:0	R/W	0x0	IV Address				
31.0	IN VV	OXO	The address of IV	that needs to l	be stored.		

Counter Descriptor

Bit	Read/Write	Default/Hex	Description
21.0	31:0 R/W	00	CTR Data Output Address
31:0			The address of CTR data output that needs to be stored.

Data Length

Bit	Read/Write	Default/Hex	Description
		1	Data Length
			Configure the data length of the corresponding segment. The data length size needs to be consistent with dst_data_length (destination data length 0 + + destination data length 7).
			The data length field in the task descriptor has different meanings
31:0	R/W	0x0	for different algorithms. For AES-CTS, the data length field indicates byte numbers of source
W. Sal	nthest.	whiteat	data, for others indicate word numbers of source data. For PRNG, the data length should be 5 words aligned.
			For TRNG, it should be 8 words aligned.

Source Address 0~7

Bit	Read/Write	Default/Hex	Description	
31:0 R/W	0x0	Source Data Address		
	0.00	The address of the source data that needs to be stored.		

MYCS



Source Data Length 0~7

-69/	63)	- B		631	. (3)	- B	-631
Bit	Read/Write	Default/Hex	Description	who were	No.	Whi	Mille
31:0	R/W	0x0	Source Data Length The length of the s Unit: byte			5	

Destination Address 0~7

Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	Destination Data Address The address of the destination data that needs to be stored.

Destination Data Length 0~7

Bit	Read/Write	Default/Hex	Description
21.0	D //A/	0.0	Destination Data Length
31:0	R/W	0x0	The length of the destination data. Unit: byte

Next Descriptor Address

Bit	Read/Write	Default/Hex	Description	MYCO	MACO	Myco	WHYCO	
			Next Task Address					
31:0	R/W	/W 0x0	The address where the descriptor of the next task in a task-chain					
32.0	.,,		is saved. If there is the only task or the last task of a task-chain, the					
			next task address m	ust be 32'h(0.			

10.1.3.12 Storing Message

In the application, a message may not be stored contiguously in the memory, but divided into multiple segments. Or a piece of continuously stored messages can be artificially split into multiple pieces as needs.



Then each segment corresponds to a set of the source address and source length in the descriptor. Multiple segments correspond to groups 0-7 source address/source length in sequence.


Each task supports up to 8 message segments, and the data volume of each message segment supports up to 4 GWord (AES-CTS is 1 GByte). The total amount of all segments in a task (that is a package) supports up to 4 GWord (AES-CTS is 1 GByte). If a message is divided into multiple packages, all others are required to be whole words; when the last package of AES-CTS is less than one word, 0 needs to be padded, and those less than one word are counted as one word. The following figure shows the address order structure.

Figure 10-11 Word Address of Message




Byte order: low byte first, high byte last. When the data is less than one word, the low byte is filled first. The following figure shows the byte order structure (blue means it is filled by the message).

Figure 10-12 Byte Order



Bit order: high bit first, low bit last. When the data is less than one Byte, the high bit is filled first. The following figure shows the bit order structure.

Figure 10-13 Bit Order



10.1.3.13 Storing Key

The length of KEY must be an integer multiple of word, refer to section 10.1.3.15 "Algorithm Length Properties".



10.1.3.14 Storing IV



For different algorithms, the length of IV is different. But they are integer multiples of word. To keep the byte order of IV and HASH digest output consistent, the byte order of IV is different from that of the message. For the multi-packet operation, the first address of the digest output result of the previous HASH can be directly configured to the first address of the next IV, and the software does not need to do any processing on the digest.

The following figure shows the storage method of 32-bit IV value.

Figure 10-14 The Storage Method of 32-bit IV



The following figure shows the storage method of 64-bit IV value.

Figure 10-15 The Storage Method of 64-bit IV



10.1.3.15 Algorithm Length Properties

The algorithm length has different requirements for different algorithms.



Table 10-1 Symmetric Algorithm Configuration Properties

Algorithm	No. 18	Alignment	Software			
Aigoritiiii	Source Size	Destination Size	KEY M	IV will	Angingent	Padding
AES (except CTS)	< 4 GWord	< 4 GWord	AES-128: 4 Word AES-192: 6 Word AES 256: 8 Word	4 Word	Word- aligned	need
AES-CTS	< 1 GByte	< 1 GByte	AES-128: 4 word AES-192: 6 word AES 256: 8 word	4 Word	Word- aligned	need
DES	< 4 GWord	< 4 GWord	2 Word	2 Word	Word- aligned	need
TDES	< 4 GWord	< 4 GWord	6 Word	2 Word	Word- aligned	need

Table 10-2 Hash Algorithm Configuration Properties

Algorithm		Length Setting				
Algorithm	Source Size	Destination Size	KEY	IV	Alignment	Padding
MD5	< 4 GWord	4 Word	Fixed to 0	4 Word	Word- aligned	need
SHA-1	< 4 GWord	5 Word	Fixed to 0	5 Word	Word- aligned	need
SHA-224	< 4 GWord	8 Word	Fixed to 0	8 Word	Word- aligned	need
SHA-256	< 4 GWord	8 Word	Fixed to 0	8 Word	Word- aligned	need
SHA-384	< 4 GWord	16 Word	Eixed to 0	16 Word	Word-	need
SHA-512	< 4 GWord	16 Word	Fixed to 0	16 Word	Word- aligned	need
HMAC- SHA1	< 4 GWord	5 Word	16 Word	5 Word	Word- aligned	need
HMAC- SHA256	< 4 GWord	8 Word	16 Word	8 Word	Word- aligned	need



Table 10-3 RNG Configuration Properties

Algorithm	Tes, Te	Alignment	Software			
Aigoritim	Source Size	Destination Size	KEY K	IV nicht	Aligningent	Padding
TRNG	< 4 GWord	< 4 GWord	Fixed to 0	4 Word	Word- aligned	need
PRNG	< 4 GWord	< 4 GWord	6 Word	4 Word	Word- aligned	need

Table 10-4 Asymmetric Algorithm Configuration Properties

Algorithm		Length Setting				
Algorithm	Source Size	Destination Size	KEY	IV	Alignment	Padding
RSA512	16 Word	16 Word	16 Word	Not use IV	Word- aligned	need
RSA1024	32 Word	32 Word	32 Word	Not use IV	Word aligned	needylycall
RSA2048	64 Word	64 Word	64 Word	Not use IV	Word- aligned	need

10.1.3.16 Error Detection

The CE module includes error detection for task configuration, data computing error, and authentication invalid. When the algorithm type in task descriptor is read into the CE module, the CE will check whether this type is supported through checking algorithm type field in common control. If the type value is out of scope, the CE will issue interrupt signal and set error state. Each type has certain input and output data size. After getting a task descriptor, the input size and output size configuration will be checked to avoid size error. If the size configuration is wrong, the CE will issue interrupt signal and set error state.

10.1.3.17 Clock Requirement

Clock Name	Description	Requirement
hclk	AHB bus clock	24 MHz – 200 MHz
mclk	MBUS clock	24 MHz – 400 MHz
ce_clk	CE work clock	24 MHz – 400 MHz







10.1.4 Programming Guidelines

10.1.4.1 Symmetrical/Asymmetrical/Hash/RNG Algorithm Operation Process

The following figure shows the process of an algorithm operation.

Figure 10-16 Task Request Process



- Step 1 The software should configure a task descriptor in memory, including the related fields in the descriptor. The channel id corresponds to one channel in CE. According to algorithm type, the software should set the fields in common control, symmetric control, asymmetric control, then provide key/iv/ctr address and the data length of this task. The source and destination address and size are set based on the upper application. If there is another task concatenating after this task, then set its descriptor address at the next descriptor field. For more details for task descriptor, see section 10.1.4.2, section 10.1.4.3 and section 10.1.4.4.
- Step 2 The software should set registers. Configure the first address of the task descriptor structure to <u>CE</u>

 <u>Task Descriptor Address Register</u>. Configure the source/destination address to <u>CE Current Source</u>

 <u>Address Register/CE Current Destination Address Register</u>.
- **Step 3** Enable the end interrupt of the corresponding task channel by setting <u>CE Interrupt Control Register</u>.
- **Step 4** The software reads <u>CE Task Load Register</u> to ensure that the bit0 is 0. If the bit0 is not read out to be 0, wait until it is 0, then configure the bit0 to be 1 to start task.
- **Step 5** Wait for interrupt status by reading CE Interrupt Status Register.
- **Step 6** Read the result from the destination address.

vea.




Step 7 Clear the interrupt.

10.1.4.2 Configuring Task Descriptor of AES

- Common control: Configure Common Control[6:0] to 0x0 to select AES algorithm type.
- **Symmetric control**: According to the corresponding algorithm requirements, configure Symmetric Control to select the key size, CTR width, CTS last package flag, CFB width, and AES algorithm mode, and so on.
- Asymmetric control: The symmetric algorithm does not need to be configured for this field.
- **Key descriptor**: Because the storage of the key requires word alignment, ensure that this descriptor is the first address of the KEY (word address).
- IV descriptor: In the task that requires the IV value, configure the first address of the storage space where the IV is stored here. Because the storage of the IV requires word alignment, ensure that this descriptor is the first address of the IV (word address).
- Data length: Configure the data length of the corresponding segment. The data length size needs to be consistent with dst_data_length (destination data length 0 +... + destination data length 7). When the algorithm is CTS mode, the higher 30-bit of the data length is the word numbers of data volume; when the data_length[1:0] is 0, the data length is the higher 30-bit, otherwise it is increased by 1. For AES CTS, the data length indicates the byte numbers of the source data; for other algorithms, it indicates the word numbers.
- **Source address**: The first address of source data segments. Because the storage of the source data requires word alignment, ensure that this descriptor is the first address (word address).
- Source data length: The data volume of source data segments. The unit is word, and those less than one word are counted as one word. Note that only the last word of the entire message is allowed to be non-integer words, and the others must be integer words.
- Destination address: The first address of destination data segments. Because the storage of the
 destination data requires word alignment, ensure that this descriptor is the first address (word address).
- Destination data length: The data volume of destination data segments. The unit is word, and those less
 than one word are counted as one word. Note that only the last word of the entire message is allowed to
 be non-integer words, and the others must be integer words.
- **Next descriptor**: The first address of the next task descriptor. Because the storage of the descriptor requires word alignment, ensure that this descriptor is the first address (word address).
- **Reserved**: Configure to 0x0.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.





"WACSU



10.1.4.3 Configuring Task Descriptor of HASH

- Common control
 - Algorithm type: Configure Common Control[6:0] to select SHA or HMAC algorithm type.
 - Last HMAC plaintext: If the algorithm type is HMAC, and the task is the last package of the message or if the message has only one package, then Common Control[15] needs to set to 1.
 - IV mode: The <u>Common Control</u>[16] (IV MODE) bit is only set to 1 in the following two scenarios, except that the bit must be configured to 0. (1). When the message is split into multiple packages, the <u>Common Control</u>[16] bit of other packages needs to be set to 1, except that the bit of the first package needs to be cleared to 0. (2). In special applications, if you need to customize the IV value to form the initial value of a certain HASH algorithm, you need to set the <u>Common Control</u>[16] bit of the first (or only one) package to 1, and the first address of the storage space where the customized IV value is stored in IV address.
- Key descriptor: Because the storage of the key requires word alignment, ensure that this descriptor is the
 first address of the KEY (word address).
- **IV descriptor**: In the task that requires the IV value, configure the first address of the storage space where the IV is stored here. Because the storage of the IV requires word alignment, ensure that this descriptor is the first address of the IV (word address).
- **Data length**: Configure the data length of the corresponding segment. The data length size needs to be consistent with dst_data_length (destination data length 0 +... + destination data length 7).
- **Source address**: The first address of source data segments. Because the storage of the source data requires word alignment, ensure that this descriptor is the first address (word address).
- Source data length: The data volume of source data segments. The unit is word, and those less than one word are counted as one word. Note that only the last word of the entire message is allowed to be non-integer words, and the others must be integer words.
- **Destination address**: The first address of destination data segments. Because the storage of the destination data requires word alignment, ensure that this descriptor is the first address (word address).
- **Destination data length**: The data volume of destination data segments. The unit is word, and those less than one word are counted as one word. Note that only the last word of the entire message is allowed to be non-integer words, and the others must be integer words.
- Next descriptor: The first address of the next task descriptor. Because the storage of the descriptor requires word alignment, ensure that this descriptor is the first address (word address).
- **Reserved**: Configure to 0x0.

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.

first

"ACSI

MASS

West.



10.1.4.4 Configuring Task Descriptor of RSA

- Common control: Configure Common Control[6:0] to 0x20 to select RSA algorithm type.
- Asymmetric control: Configure Asymmetric Control [30:28] to select the RSA width.
- **Key descriptor**: Because the storage of the key requires word alignment, ensure that this descriptor is the first address of the KEY (word address).
- **Data length**: Configure the data length of the corresponding segment. The data length size needs to be consistent with dst_data_length (destination data length 0 +... + destination data length 7).
- **Source address**: The first address of source data segments. Because the storage of the source data requires word alignment, ensure that this descriptor is the first address (word address).
- **Source data length**: The data volume of source data segments. The unit is word, and those less than one word are counted as one word. Note that only the last word of the entire message is allowed to be non-integer words, and the others must be integer words.
- **Destination address:** The first address of destination data segments. Because the storage of the destination data requires word alignment, ensure that this descriptor is the first address (word address).
- **Destination data length**: The data volume of destination data segments. The unit is word, and those less than one word are counted as one word. Note that only the last word of the entire message is allowed to be non-integer words, and the others must be integer words.
- **Next descriptor**: The first address of the next task descriptor. Because the storage of the descriptor requires word alignment, ensure that this descriptor is the first address (word address).
- **Reserved**: Configure to 0x0.

10.1.5 Register List

Module Name	Base Address	MASIL	WHA COL	Mykgl.	Myksy.	MHZ91.
CE_NS	0x03040000					


Register Name	Offset	Description	
CE_TDA	0x0000	Task Descriptor Address	
CE_ICR	0x0008	Interrupt Control Register	
CE_ISR	0x000C	Interrupt Status Register	
CE_TLR	0x0010	Task Load Register	
CE_TSR	0x0014	Task Status Register	
CE_ESR	0x0018	Error Status Register	





MAC





10.1.6 Register Description

10.1.6.1 0x0000 CE Task Descriptor Address Register (Default Value: 0x0000_0000)

Offset: 0x0000		64	Register Name: CE_TDA
Bit	Read/Write	Default/Hex	Description
31:0	R/W	0x0	Task Descriptor Address Configure as the first address of the descriptor structure.

10.1.6.2 0x0008 CE Interrupt Control Register (Default Value: 0x0000_0000)

Offset: 0x0008			Register Name: CE_ICR
Bit	Read/Write	Default/Hex	Description
31:4	/	/	1
			Task Channel3–0 Interrupt Enable
3:0	R/W	0x0	0: Disable
			1: Enable

10.1.6.3 0x000C CE Interrupt Status Register (Default Value: 0x0000_0000)

Offset: 0	Offset: 0x000C		Register Name: CE_ISR
Bit	Read/Write	Default/Hex	Description
31:4	/	/	/



Offset: 0)x000C		Register Name: CE_ISR
Bit	Read/Write	Default/Hex	Description
N. J.	ries	The The	Task Channel3–0 End Pending
			0: Not finished
			1: Finished
			It indicates whether task is completed.
			Write the corresponding channel bit of the register to clear the
			end flag.
			When the last task in the task chain ends, the operation of the
			task chain will end normally. If the task fails in the middle, the
			task chain will be aborted. The CE_ISR register will be
		CX	automatically updated when it ends normally or aborts
3:0	R/W1C	0x0	abnormally. And it is determined whether to generate an interrupt signal according to the IE configuration (bit31) of
			Common Control when the current task ends or aborts.
Near	, vcar	yean	If using interrupt, after receiving the interrupt, read the
rc,	Mr.	$\eta_{\mathcal{U}}$, $\eta_{\mathcal{U}}$	corresponding channel bit of CE_ISR to judge whether it ends
			successfully or stops failure.
			If not using interrupt, the CE_ISR status register can be
			continuously queried for the channel bit until the successful end
			flag is set or the failure stop flag is set. Write the corresponding
			channel bit of the register to clear the end flag.
			If it fails to stop, you can read the error code on the channel
			corresponding to the <u>CE_ESR</u> register.

10.1.6.4 0x0010 CE Task Load Register (Default Value: 0x0000_0000)

Offset:	Offset: 0x0010		Register Name: CE_TLR	Mest	Megi	Mean
Bit	Read/Write	Default/Hex	Description	n.	11.	M.
31:1	/	/	/			
0	R/W	0x0	Task Load When set, the CE can load the is not full.	descriptor o	f task if the t	ask FIFO











10.1.6.5 0x0014 CE Task Status Register (Default Value: 0x0000_0000)

Offset: 0x0014		why Call	Register Name: CE_TSR
Bit	Read/Write	Default/Hex	Description
31:2	/	/	
1:0	R	0x0	Running Channel Number 00: Task channel0 01: Task channel1 10: Task channel2 11: Task channel3

10.1.6.6 0x0018 CE Error Status Register (Default Value: 0x0000_0000)

Offset:	0x0018	in team	Register Name: CE_ESR
Bit	Read/Write	Default/Hex	Description
31:16	1	1	/
			Task Channel3 Error Type
			xxx1: Algorithm not support
15:12	R/W1C	0x0	xx1x: Data length error
			x1xx: keysram access error for AES
			1xxx: Reserved
			Task Channel2 Error Type
		l	xxx1: Algorithm not support
11:8	R/W1C	0x0	xx1x: Data length error
			x1xx: keysram access error for AES
Mesil	wear.	West.	1xxx: Reserved
w,	M,	M, M,	Task Channel1 Error Type
			xxx1: Algorithm not support
7:4	R/W1C	0x0	xx1x: Data length error
			x1xx: keysram access error for AES
			1xxx: Reserved
			Task Channel0 Error Type
			xxx1: Algorithm not support
3:0	R/W1C	0x0	xx1x: Data length error
			x1xx: keysram access error for AES
			1xxx: Reserved

:cyCar



10.1.6.7 0x0024 CE Current Source Address Register (Default Value: 0x0000_0000)

M.Acsil

Offset:	0x0024	whycali,	Register Name: CE_CSA	why call	whycal,	MHYCSI.
Bit	Read/Write	Default/Hex	Description			•
31:0	R	0x0	CUR_SRC_ADDR Current source address	• 0		

10.1.6.8 0x0028 CE Current Destination Address Register (Default Value: 0x0000_0000)

Offset: 0x0028			Register Name: CE_CDA
Bit	Read/Write	Default/Hex	Description
31:0	R	0x0	CUR_DST_ADDR
31.0	n	UXU	Current destination address

114CSL

10.1.6.9 0x002C CE Throughput Register (Default Value: 0x0000_0000)

Offset: 0x002C			Register Name: CE_TPR
Bit	Read/Write Default/Hex		Description
			TP_NUM
31:0	R/WC	0x0	It indicates the throughput writing to this register at last time.
			Writing to this register will clear it to 0.

Mesil

Neet Theet Things Theet Things Things Things Things

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



10.2 Security ID

The Security ID (SID) is used to program and read keys which include chip ID, thermal sensor, HASH code, and so on.

The SID module has the following features:

- 2 Kbits electrical fuse (eFuse)
- Backup eFuse information by using SID_SRAM
- A fuse only can program one time
- Burning the key to the SID
- Reading the key use status in the SID
- Loading the key to the CE



Before performing the burning operation, ensure that the power supply of the eFuse power pin is stable. After the burning operation is completed, cancel the power supply of the eFuse power pin.

MYCar

WACSU.



Appendix: Glossary

The following table contains acronyms and abbreviations used in this document.

Term	Meaning
A	
ADC	Analog-to-Digital Converter
AE	Automatic Exposure
AEC	Audio Echo Cancellation
AES	Advanced Encryption Standard
AF	Automatic Focus
AGC	Automatic Gain Control
AHB	AMBA High-Speed Bus
ALC	Automatic Level Control
ANR	Active Noise Reduction
APB	Advanced Peripheral Bus
ARM	Advanced RISC Machine
AVS white	Audio Video Synchronization with white with
AWB	Automatic White Balance
В	
BROM	Boot ROM
С	
CIR	Consumer Infrared
CMOS	Complementary Metal-Oxide Semiconductor
CP15	Coprocessor 15
CPU	Central Processing Unit
CRC	Cyclic Redundancy Check
CSI	Camera Serial Interface
CVBS	Composite Video Broadcast Signal
D	
DDR	Double Data Rate
DES MACO	Data Encryption Standard Miles Miles Miles
DLL	Delay-Locked Loop
DMA	Direct Memory Access
DRC	Dynamic Range Compression
DVFS	Dynamic Voltage and Frequency Scaling
E	
ECC	Error Correction Code
eFuse	Electrical Fuse, A one-time programmable memory
EHCI	Enhanced Host Controller Interface
eMMC	Embedded Multi-Media Card
ESD	Electrostatic Discharge
F	
FBGA	Fine Pitch Ball Grid Array





Term	Meaning
FEL	Fireware Exchange Launch
FIFO WE	First In First Out
G la,	10, 10, 10, 10, 10,
GPIO	General Purpose Input Output
I	
12C	Inter Integrated Circuit
12S	Inter IC Sound
ISP	Image Signal Processor
J	1017
JEDEC	Joint Electron Device Engineering Council
JPEG	Joint Photographic Experts Group
JTAG	Joint Test Action Group
L	
LCD	Liquid-Crystal Display
LFBGA	Low Profile Fine Pitch Ball Grid Array
LRADC	Low Rate Analog to Digital Converter
LSB	Least Significant Bit
LVDS	Low Voltage Differential Signaling
M	
MAC	Media Access Control
MIC	Microphone
MIPI	Mobile Industry Processor Interface
MLC	Multi-Level Cell
MMC	Multimedia Card
MPEG	Motion Pictures Expert Group
MSB	Most Significant Bit
N	
N/A	Not Application
NMI	Non Maskable Interrupt
NTSC S	National Television Standards Committee
NVM WILL	Non Volatile Storage Medium
0	
OHCI	Open Host Controller Interface
ОТР	One Time Programmable
OWA	One Wire Audio
Р	
PAL	Phase Alternating Line
PCM	Pulse Code Modulation
PHY	Physical Layer Controller
PID	Packet Identifier
PLIC	Platform-level Interrupt Controller
PLL	Phase-Locked Loop
POR	Power-On Reset





Term	Meaning				
PRCM	Power Reset Clock Management				
AWM	Pulse Width Modulation				
R					
R	Read only/non-Write				
RGB	Read Green Blue				
RGMII	Reduced Gigabit Media Independent Interface				
RMII	Reduced Media Independent Interface				
ROM	Read Only Memory				
RSA	Rivest-Shamir-Adleman				
RTC	Real Time Clock				
S					
SAR	Successive Approximation Register				
SD	Secure Digital				
SDIO	Secure Digital Input Output				
SDK	Software Development Kit				
SDRAM	Synchronous Dynamic Random Access Memory				
SDXC	Secure Digital Extended Capacity				
SLC	Single-Level Cell				
SoC	System on Chip				
SPI	Serial Peripheral Interface				
SRAM	Static Random Access Memory				
T					
TDES	Triple Data Encryption Standard				
TWI	Two Wire Interface				
U					
UART	Universal Asynchronous Receiver Transmitter				
UDF	Undefined				
USB DRD	Universal Serial Bus Dual Role Device				
UTMI	USB2.0 Transceiver Macrocell Interface				

Copyright@Allwinner Technology Co.,Ltd. All Rights Reserved.



Copyright©2021 Allwinner Technology Co.,Ltd. All Rights Reserved.

This documentation is the original work and copyrighted property of Allwinner Technology Co.,Ltd ("Allwinner"). No part of this document may be reproduced, modify, publish or transmitted in any form or by any means without prior written consent of Allwinner.

MYCO

Trademarks and Permissions

Allwinner and the Allwinner logo (incomplete enumeration) are trademarks of Allwinner Technology Co.,Ltd. All other trademarks, trade names, product or service names mentioned in this document are the property of their respective owners.

Important Notice and Disclaimer

The purchased products, services and features are stipulated by the contract made between Allwinner Technology Co.,Ltd ("Allwinner") and the customer. All or part of the products, services and features described in this document may not be within the purchase scope or the usage scope. Please read the terms and conditions of the contract and relevant instructions carefully before using, and follow the instructions in this documentation strictly. Allwinner assumes no responsibility for the consequences of improper use (including but not limited to overvoltage, overclock, or excessive temperature).

The information in this document is provided just as a reference or typical applications, and is subject to change without notice. Every effort has been made in the preparation of this document to ensure accuracy of the contents. Allwinner is not responsible for any damage (including but not limited to indirect, incidental or special loss) or any infringement of third party rights arising from the use of this document. All statements, information, and recommendations in this document do not constitute a warranty or commitment of any kind, express or implied.

No license is granted by Allwinner herein express or implied or otherwise to any patent or intellectual property of Allwinner. Third party licences may be required to implement the solution/product. Customers shall be solely responsible to obtain all appropriately required third party licences. Allwinner shall not be liable for any licence fee or royalty due in respect of any required third party licence. Allwinner shall have no warranty, indemnity or other obligations with respect to third party licences.

in de